


COMPUTER PERIPHERALS[®]

KEY TO LOGIC SYMBOLS

FOR LINE PRINTER EQUIPMENT



CUSTOMER ENGINEERING MANUAL

COMPUTER PERIPHERALS[®]

KEY TO LOGIC SYMBOLOLOGY

FOR LINE PRINTER EQUIPMENT

95390100

REVISION RECORD

| REVISION | DESCRIPTION |
|-----------|--|
| A 9-75 | Initial issue of the key to logic symbology for all line printers |
| B 4-76 | Updated by incorporating sheets 88 thru 126. |
| C 5-76 | Update by incorporating sheets 115 thru 122. |
| D 6-76 | Updated by incorporating sheets 127, 128, 129, & revised sheet 84. |
| E 9-76 | Updated by incorporating sheets 130 thru 146 & Revised sheets 64 & 78. |
| F 8-77 | Updated by incorporating sheets 2A, 2B, 101 and 147 thru 153. |
| G 1-78 | Updated by incorporating, the following change sheet 12 and adding sheets 154 thru 169. |
| H 7-78 | Updated by incorporating the following: Change sheets 2A, 2B, and including sheets 154 thru 169. |
| I 4-79 | Updated by incorporating the following : Change sheets 90, 154, 155 and 156. |

PUBLICATION NO.
95390100

TABLE OF CONTENTS

| ID # | VENDOR # | SHEET # | NETWORK # | DEVICE TYPE | ID # | VENDOR # | SHEET # | NETWORK # | DEVICE TYPE |
|------|----------|---------|-----------|----------------------|------|-------------|---------|-----------|----------------------------|
| 140 | 7400 | 3 | | NAND GATE | 968 | 7417 | 67 | | BUFFER DRIVER |
| 141 | 7410 | 4 | | NAND GATE | 218 | 7432 | 68 | | OR GATE |
| 146 | 7404 | 5 | | INVERTER | | 7454 | 69 | | AND-OR INVERT GATE |
| 146L | 74L04 | 6 | | INVERTER | 548 | 7492 | 69A | | BINARY COUNTER |
| 146S | 74S04 | 7 | | INVERTER | 216 | 74125 | 70 | | BUSS BUFFER GATE |
| 148 | 7402 | 8 | | NOR GATE | 167 | 74154 | 71 | | DECODER |
| 149 | 7486 | 9 | | EXCLUSIVE OR GATE | | 74LS158 | 72 | | MULTIPLEXER |
| 156 | 74107 | 10 | | J-K FLIP-FLOP | 547 | 74165 | 73 | | SHIFT REGISTER |
| 158 | 74161 | 11 | | BINARY COUNTER | | 74173 | 74 | | D REGISTER |
| 161 | 9601 | 12 | | MULTIVIBRATOR | | 74221 | 75 | | MULTIVIBRATOR |
| 175 | 7474 | 13 | | D FLIP-FLOP | 927 | 75453 | 76 | | OR DRIVER |
| 189 | 9322 | 14 | | MULTIPLEXER | | 7812 | 76A | | VOLTAGE REGULATOR |
| 194 | 74121 | 15 | | MULTIVIBRATOR | 354G | 7812 | 77 | | VOLTAGE REGULATOR |
| 198 | 74123 | 16 | | MULTIVIBRATOR | 910 | 8820 | 78 | | LINE RECEIVER |
| 200 | 7406 | 17 | | BUFFER DRIVER | 909 | 8830 | 79 | | LINE DRIVER |
| 201 | 7408 | 18 | | AND GATE | | DRVR | 80 | | LINE DRIVER |
| 202 | 7403 | 19 | | NAND GATE | | RCVR | 81 | | LINE RECEIVER |
| 203 | 7405 | 20 | | INVERTER | | DPLT | 82 | | TRANSMITTER |
| 204 | 7439 | 21 | | NAND BUFFER | | DPLR | 83 | | RECEIVER |
| 206 | 7430 | 22 | | NAND GATE | 341 | LM339 | 84 | | VOLTAGE COMPARTOR |
| 207 | 7425 | 23 | | NOR GATE | | TR1602A | 85 | | RECEIVER/TRANSMITTER |
| 208 | 7420 | 24 | | NAND GATE | | 6-60200 | 86 | | DRIVER |
| 208S | 74S20 | 25 | | NAND GATE | | 6-60210 | 87 | | RECEIVER |
| 209 | 7453 | 26 | | AND-OR-INVERT GATE | 780 | 8111 | 88 | | RAM |
| 210 | 7437 | 27 | | NAND BUFFER | | 74LS266 | 89 | | EXCLUSIVE NOR GATE |
| 212H | 74H21 | 28 | | AND GATE | | 74LS257 | 90 | | MULTIPLEXER |
| 213 | 7411 | 28 | | AND GATE | 741S | MC1741S | 91 | | OPERATIONAL AMP |
| 213S | 74S11 | 30 | | AND GATE | | MPO3725A | 92 | QN1 | DRIVER TRANSISTOR |
| 224 | 7427 | 31 | | NOR GATE | | 2N6282-84 | 93 | QN3 | DARLINGTON CIRCUIT |
| 241 | 7476 | 32 | | J-K FLIP-FLOP | | 36C47 | 94 | RN3 | RESISTOR NETWORK |
| 243S | 74S112 | 33 | | J-K FLIP-FLOP | | HC3503L | 95 | | OPERATIONAL AMP |
| 500 | 74183 | 34 | | BINARY COUNTER | | CD4066A | 96 | | BILATERAL SWITCH |
| 502 | 74180 | 35 | | PARITY GENERATOR | 332 | LM105H | 97 | | VOLTAGE REGULATOR |
| 503 | 74160 | 36 | | DECADE COUNTER | | LM311 | 98 | | VOLTAGE COMPARTOR |
| 505 | 74151 | 37 | | MULTIPLEXER | | CA3094E | 99 | | DIFFERENTIAL AMP |
| 507 | 7442 | 38 | | DECIMAL DECODER | 195 | DM9602 | 100 | | MULTIVIBRATOR |
| 508 | 74153 | 39 | | MULTIPLEXER | | MC14415VP | 101 | | TIMER/DRIVER |
| 518 | 74174 | 40 | | D FLIP-FLOP | 523 | 74192 | 102 | | BINARY COUNTER |
| 520 | 74175 | 41 | | D FLIP-FLOP | | 74136 | 103 | | EXCLUSIVE OR GATE |
| 521 | 7483 | 42 | | BINARY ADDER | | 2N6285-87 | 104 | | DARLINGTON CIRCUIT |
| 524 | 7485 | 43 | | MAG COMPARTOR | 916 | 555 | 105 | | TIMER |
| 527 | 74164 | 44 | | SHIFT REGISTER | | MHD3798 | 106 | QN2 | TRANSISTOR NETWORK |
| 531 | 74150 | 45 | | MULTIPLEXER | 528 | 74194 | 107 | | SHIFT REGISTER |
| 537 | 7493 | 46 | | BINARY COUNTER | | RS071675 | 108 | RN4 | RESISTOR NETWORK |
| 540 | 74163 | 47 | | BINARY COUNTER | | HA120975 | 108 | RN5 | RESISTOR NETWORK |
| 550 | 9314 | 48 | | LATCH FLIP-FLOP | | HA090475 | 110 | RN6 | RESISTOR NETWORK |
| 551 | 7475 | 49 | | LATCH FLIP-FLOP | | 750 | 111 | RN1 | RESISTOR NETWORK |
| 582 | HC4024 | 50 | | MULTIVIBRATOR | | 750-81-R | 112 | RN2 | RESISTOR NETWORK |
| 777 | 74206 | 51 | | RANDOM ACCESS MEMORY | | 7905 | 113 | | VOLTAGE REGULATOR |
| 900 | MC1488L | 51A | | LINE DRIVER | 936 | 556 | 114 | | TIMER |
| 902 | 75154 | 51B | | LINE RECEIVER | 558 | 8080 | 115 | | LSI MICROPROCESSOR |
| 905 | 75451 | 52 | | AND DRIVER | | 8224 | 116 | | CLOCK GEN & DRIVER |
| 981 | 7416 | 53 | | BUFFER DRIVER | | 8228 | 117 | | CONTROLLER & DRIVER |
| | FC5 | 54 | | TERMINATOR | | 8255 | 118 | | PROGRAM PERIPH IFACE |
| | FC6 | 55 | | TERMINATOR | | 8308 | 119 | | READ ONLY MEMORY |
| | 1667 | 56 | | NAND GATE | | 8708 | 120 | | READ ONLY MEMORY |
| | 1669 | 57 | | QUAD AMPLIFIER | | 8212 | 121 | | 8 BIT I/O PORT |
| 772 | 2102 | 57A | | RANDOM ACCESS MEMORY | | 8216 | 122 | | BI-DIR BUS DRIVER |
| | 2518 | 58 | | SHIFT REGISTER | | 74LS174 | 123 | | FLIP-FLOP |
| | TMS3113 | 59 | | ACCUMULATOR | | 353910C | 124 | | ACCESS MEMORY |
| | TMS3132 | 60 | | SHIFT REGISTER | 306 | MC1747 | 125 | | OPERATIONAL AMP |
| | 3401 | 61 | | OPERATIONAL LAMP | 4044 | HC4044P | 126 | | PHASE DETECTOR |
| | HM5212 | 62 | | READ-ONLY MEMORY | | 95358400-01 | 127 | QN4 | DARLINGTON CIRCUIT |
| | IM5603 | 63 | | READ-ONLY MEMORY | | 8251 | 128 | | PROGRAM COMM IFACE |
| 334 | 723C | 64 | | VOLTAGE REGULATOR | | 8214 | 129 | | PRIORITY INTERRUPT CONTROL |
| 227 | 7407 | 65 | | BUFFER DRIVER | | 44671763 | 130 | RN7 | RESISTOR NETWORK |
| 943 | 7414 | 66 | | SCHMITT TRIGGER | | 44671762 | 131 | RN8 | RESISTOR NETWORK |

| | |
|----------------------------------|----------|
| REV | H |
| DWG NO | C |
| CODE IDENT | SHEET 2A |
| KEY TO LOGIC SYMBOLS TITLE SHEET | |


14838
 14839
 14840
 14841
 14842
 14843
 14844
 14845
 14846
 14847
 14848
 14849
 14850
 14851
 14852
 14853
 14854
 14855
 14856
 14857
 14858
 14859
 14860
 14861
 14862
 14863
 14864
 14865
 14866
 14867
 14868
 14869
 14870
 14871
 14872
 14873
 14874
 14875
 14876
 14877
 14878
 14879
 14880
 14881
 14882
 14883
 14884
 14885
 14886
 14887
 14888
 14889
 14890
 14891
 14892
 14893
 14894
 14895
 14896
 14897
 14898
 14899
 14900
 14901
 14902
 14903
 14904
 14905
 14906
 14907
 14908
 14909
 14910
 14911
 14912
 14913
 14914
 14915
 14916
 14917
 14918
 14919
 14920
 14921
 14922
 14923
 14924
 14925
 14926
 14927
 14928
 14929
 14930
 14931
 14932
 14933
 14934
 14935
 14936
 14937
 14938
 14939
 14940
 14941
 14942
 14943
 14944
 14945
 14946
 14947
 14948
 14949
 14950
 14951
 14952
 14953
 14954
 14955
 14956
 14957
 14958
 14959
 14960
 14961
 14962
 14963
 14964
 14965
 14966
 14967
 14968
 14969
 14970
 14971
 14972
 14973
 14974
 14975
 14976
 14977
 14978
 14979
 14980
 14981
 14982
 14983
 14984
 14985
 14986
 14987
 14988
 14989
 14990
 14991
 14992
 14993
 14994
 14995
 14996
 14997
 14998
 14999
 15000

| TABLE OF COMPONENTS | | | | | |
|---------------------|------------|---------|-----------|----------------------------|----------|
| ID # | VENDOR # | SHEET # | NETWORK # | DEVICE TYPE | REVISION |
| 14819 | 44671761 | 132 | RN9 | RESISTOR NETWORK | H |
| 14819 | 44671764 | 133 | RN10 | RESISTOR NETWORK | H |
| 14819 | H11A5 | 134 | DN11 | PHOTON COUPLED ISOLATER | H |
| 14819 | HD8002 | 135 | DN11 | NPW SILICON MUL. TRAN | H |
| 14819 | 44670863 | 136 | DN11 | D10DC WITH 1 RES | H |
| 14819 | HCC80380 | 137 | DN11 | OPTIONAL COUPLER | H |
| 14819 | 74LS94 | 138 | | INVERTER | H |
| 14819 | 74LS154 | 139 | | DECODER | H |
| 14819 | 75452 | 140 | | NAND DRIVER | H |
| 21819 | 74LS92 | 141 | | OR GATE | H |
| 21819 | 74147 | 142 | | ENCODER | H |
| 21819 | 750 | 143 | RN1 | RESISTOR CAPACITOR NETWORK | H |
| 21819 | 74LS14 | 144 | | SCHMITT TRIGGER | H |
| 21819 | 74LS94 | 145 | | JK FLIP FLOP | H |
| 17519 | 74132 | 146 | | NAND SCHMITT TRIGGER | H |
| 923 | H11A5 | 147 | | PHOTO ISOLATER COUPLER | H |
| 923 | DL 707 | 148 | | DRIVER DECODER | H |
| 923 | 7447A | 149 | | NUMERIC LED DISPLAY | H |
| 923 | 44672798 | 150 | RN 11 | RESISTOR NETWORK | H |
| 923 | 44672797 | 151 | RN 12 | RESISTOR NETWORK | H |
| 923 | 44672828 | 152 | RN13 | RESISTOR NETWORK | H |
| 923 | LH348/4741 | 153 | | OPERATIONAL AMP | H |
| 923 | 8748 | 154 | | 8 BIT MICRO COMPUTER | H |
| 923 | 8048 | 155 | | 8 BIT MICRO COMPUTER | H |
| 923 | 8085 | 156 | | 8 BIT MICRO PROCESSOR | H |
| 923 | 8155 | 157 | | RAM, 10 PORTS AND TIMER | H |
| 923 | 74LS155 | 158 | | MULTIPLEXER | H |
| 923 | 2114 | 159 | | RAM | H |
| 923 | 2716 | 160 | | RAM | H |
| 923 | 8355 | 161 | | ROM | H |
| 923 | 8755 | 162 | | ROM | H |
| 923 | 2318E | 163 | | ROM | H |
| 923 | 74145 | 164 | | DECODER | H |
| 923 | 749471 | 165 | | BOUNCE ELIMINATOR | H |
| 923 | HCI4480 | 166 | | DRIVER | H |
| 923 | D975482 | 167 | | DECODER | H |
| 923 | HM74C922 | 168 | | DISPLAY CONTROLLER | H |
| 923 | DC912 | 169 | | DISPLAY CONTROLLER | H |


KEY TO LOGIC SYMBOLS
TITLE SHEET

| | | | |
|-----------|---|----------|---|
| CODE 14M1 | C | DWG. NO. | H |
| | | SHEET 2B | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y = \overline{AB}$

| A | B | Y |
|---|---|---|
| 1 | 1 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 0 | 1 |

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A QUADPRUPLE 2 INPUT TTL POSITIVE NANO GATE.

TIMING DIAGRAM

ELEMENT IDENTIFICATION #140
VENDOR IDENTIFICATION #7400

KEY TO LOGIC SYMBOLS

Ⓟ


CODE LIBRY C

DWG NO 95387500


SHEET 3

REV A

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC $Y = \overline{ABC}$

| A | B | C | Y |
|---|---|---|---|
| 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A TRIPLE 3-INPUT TTL POSITIVE NAND GATE

TIMING DIAGRAM


ELEMENT IDENTIFICATION #141
VENDOR IDENTIFICATION #7410

| | | | | |
|----------------------|---|--------|----------|---------|
| REV | A | DWG NO | 95387500 | SHEET 4 |
| | C | | | |
| KEY TO LOGIC SYMBOLS | | | | |
| QD | | | | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

| A | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |

$Y = \bar{A}$

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A TTL HEX INVERTER.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #146
VENDOR IDENTIFICATION #7404

| | | | |
|-------------------------|------------|----------|-----|
| KEY TO LOGIC SYMBOLS | CODE IDENT | DWG NO | REV |
| | C | 95387500 | A |
| | | SHEET 5 | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y = \bar{A}$

| A | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A LOW-POWER TTL HEX INVERTER.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #146L
VENDOR IDENTIFICATION #74L04

KEY TO LOGIC SYMBOLS


QIP

| | |
|------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 6 |

SYMBOL / APPLICATIONS / PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y = \bar{A}$

| A | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |

GENERAL OPERATIONAL DESCRIPTION
THIS DEVICE IS A SCHOTTKY TTL HEX INVERTER.

TIMING DIAGRAM

ELEMENT IDENTIFICATION #1465
VENDOR IDENTIFICATION #74504

| | | |
|----------------------|---------|----------|
| KEY TO LOGIC SYMBOLS | REV | A |
| | DRWG NO | 95387500 |
| CODE LIGHT | C | SHEET 7 |
| | | |



TIMING DIAGRAM

| | | |
|---|---|---|
| A | B | Y |
| 1 | 0 | 0 |
| 1 | 1 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 1 |

TRUTH TABLE
POS-LOGIC
Y = A·B


GENERAL OPERATIONAL DESCRIPTION
THIS DEVICE IS A QUADUPLE 2 INPUT TTL POSITIVE
NOR GATE.

ELEMENT IDENTIFICATION #7462
VENDOR IDENTIFICATION #148




| | | | |
|------------|----------|-----------------------------|-----------------|
| | | KEY TO LOGIC SYMBOLS | |
| CORE IDENT | C | DWG. NO. | 95387500 |
| SHEET # | 1 | REV. | A |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC $Y = A \oplus B$

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS QUADRUPLE 2 INPUT EXCLUSIVE-OR GATE UTILIZES TTL CIRCUITRY TO PERFORM THE FUNCTION $Y = A\bar{B} + \bar{A}B$. WHEN THE INPUT STATES ARE COMPLEMENTARY, THE OUTPUT GOES TO A LOGICAL 1.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #149
VENDOR IDENTIFICATION #7486

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |
| SHEET | 8 |

SYMBOL / APPLICATIONS / PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

| T_N | | T_{N+1} | | |
|-------|---|-------------|-------------|-------------------------|
| J | K | Q | \bar{Q} | |
| 0 | 0 | Q_N | \bar{Q}_N | STAYS IN LAST STATE |
| 0 | 1 | 0 | 1 | |
| 1 | 0 | 1 | 0 | |
| 1 | 1 | \bar{Q}_N | Q_N | TOGGLES WITH EACH CLOCK |

NOTES--

- T_N = BIT TIME BEFORE CLOCK PULSE.
- T_{N+1} = BIT TIME AFTER CLOCK PULSE.
- LOW INPUT TO CLEAR SETS Q TO LOGICAL 0. CLEAR IS INDEPENDENT OF CLOCK.

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL J-K FLIP-FLOP WITH COMPLEMENTARY Q AND \bar{Q} OUTPUTS AND A DIRECT CLEAR (ALSO USABLE AS A DIRECT SET DEPENDING ON APPLICATION) INPUT. THESE J-K FLIP-FLOPS ARE BASED ON THE MASTER SLAVE PRINCIPLE. INPUTS TO THE MASTER SECTION ARE CONTROLLED BY THE CLOCK PULSE. THE CLOCK ALSO REGULATES THE STATE OF THE COUPLING TRANSISTORS WHICH CONNECT THE MASTER AND SLAVE SECTIONS. THE SEQUENCE OF OPERATION IS AS FOLLOWS...

- ISOLATE SLAVE FROM MASTER
- ENTER INFORMATION FROM J AND K INPUTS TO MASTER
- DISABLE J AND K INPUTS
- TRANSFER INFORMATION FROM MASTER TO SLAVE.


ELEMENT IDENTIFICATION #156
VENDOR IDENTIFICATION #74107

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET 1.0 | |
| CODE LIBRY | C |
| KEY TO LOGIC SYMBOLS | |
| (P) | |

SYMBOL / APPLICATION / PINS




MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC SEE DESCRIPTION

TIMING DIAGRAM
TYPICAL SEQUENCE OF OPERATION

1. CLEAR OUTPUT TO ZERO
2. PRESET TO BINARY TWELVE
3. COUNT TO THIRTEEN, FOURTEEN, FIFTEEN, ZERO, ONE, AND TWO.
4. INHIBIT



GENERAL OPERATIONAL DESCRIPTION

THIS 4-BIT BINARY COUNTER IS A SYNCHRONOUS, PRE-SETTABLE COUNTER WITH AN INTERNAL CARRY LOOK-AHEAD FOR APPLICATION IN HIGH-SPEED COUNTING SCHEMES. SYNCHRONOUS OPERATION IS PROVIDED BY HAVING ALL FLIP-FLOPS CLOCKED SIMULTANEOUSLY SO THAT THE OUTPUTS CHANGE COINCIDENT WITH EACH OTHER WHEN SO INSTRUCTED BY THE COUNT-ENABLE INPUT AND INTERNAL GATING. THE MODE OF OPERATION ELIMINATES THE OUTPUT COUNTING SPIKES WHICH ARE NORMALLY ASSOCIATED WITH ASYNCHRONOUS (RIPPLE CLOCK) COUNTERS. A BUFFERED CLOCK INPUT TRIGGERS THE FOUR J-K MASTER-SLAVE FLIP-FLOPS ON THE RISING (POSITIVE-GOING) EDGE OF THE CLOCK INPUT WAVEFORM.

THIS COUNTER IS FULLY PROGRAMMABLE; THAT IS, THE OUTPUT MAY BE PRESET TO EITHER STATE. AS PRESETTING IS SYNCHRONOUS, PLACING A LOW LEVEL ON THE LOAD INPUT DISABLES THE COUNTER AND CAUSES THE OUTPUT TO AGREE WITH THE DATA INPUTS AFTER THE NEXT CLOCK PULSE. THE CLEAR FUNCTION IS ASYNCHRONOUS AND A LOW LEVEL AT THE CLEAR INPUT SET ALL FOUR OF THE FLIP-FLOP OUTPUTS TO A LOW REGARDLESS OF THE STATE OF THE CLOCK.


THE CARRY LOOK-AHEAD CIRCUITRY PROVIDES FOR CASCADING COUNTERS FOR N-BIT SYNCHRONOUS APPLICATIONS WITHOUT ADDITIONAL GATING.

INPUT CLOCK FREQUENCY IS 25 MEGAHERTZ MAXIMUM.

ELEMENT IDENTIFICATION #158
VENDOR IDENTIFICATION #74161


KEY TO LOGIC SYMBOLS
 DWG NO C 95387500
 SHEET 11

SYMBOL/APPLICATION/PINS




NOTE-- C_X AND R_X ARE EXTERNAL COMPONENTS.

OPTIONAL: RETRIGGERABLE MULTIVIBRATOR ONE SHOT



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC


| INPUT | | | | OUTPUTS |
|-------|-------|-------|-------|----------|
| A1 | A2 | B1 | B2 | Q AND Q̄ |
| H → L | H | H | H | ONE SHOT |
| H | H → L | H | H | ONE SHOT |
| L | X | L → H | H | ONE SHOT |
| X | L | L → H | H | ONE SHOT |
| L | X | H | L → H | ONE SHOT |
| X | L | H | L → H | ONE SHOT |

T (TRIGGER) = $(\overline{A1} + \overline{A2}) \cdot B1 \cdot B2$

NOTES

1. A CHANGE OF T FROM FALSE TO TRUE CAUSES TRIGGER
2. H = HIGH VOLTAGE LEVEL
3. L = LOW VOLTAGE LEVEL
4. L → H = TRANSITION FROM LOW TO HIGH VOLTAGE LEVEL
5. H → L = TRANSITION FROM HIGH TO LOW VOLTAGE LEVEL
6. X = DON'T CARE (EITHER HIGH OR LOW VOLTAGE LEVEL)

TIMING DIAGRAM



GENERAL OPERATIONAL DESCRIPTION

THIS RETRIGGERABLE MONOSTABLE MULTIVIBRATOR HAS FOUR INPUTS, TWO ACTIVE HIGH AND TWO ACTIVE LOW. THIS ALLOWS A CHOICE OF LEADING EDGE OR TRAILING EDGE TRIGGERING. THE TTL INPUTS MAKE TRIGGERING INDEPENDENT OF INPUT TRANSITION TIMES.

WHEN INPUT CONDITIONS FOR TRIGGERING ARE MET, A NEW CYCLE STARTS AND THE EXTERNAL CAPACITOR IS RAPIDLY DISCHARGED AND THEN ALLOWED TO CHARGE. AN INPUT CYCLE TIME SHORTER THAN THE OUTPUT CYCLE TIME WILL RETRIGGER THE DEVICE AND RESULT IN A CONTINUOUS TRUE OUTPUT. RETRIGGERING MAY BE INHIBITED BY TYING THE NEGATION (Q) OUTPUT TO AN ACTIVE LOW INPUT. ACTIVE PULLUPS ARE PROVIDED ON THE OUTPUTS.

THE NOMINAL OUTPUT PULSE WIDTH IS DEFINED BY THE EQUATION


$$T = C_X \times R_X \times .32 \left(1 + \frac{7K}{R_X}\right)$$

- WHERE C_X = VALUE OF TIMING CAPACITOR
 R_X = VALUE OF TIMING RESISTOR
 T = VALUE OF OUTPUT PULSE WIDTH


ELEMENT IDENTIFICATION #161
 VENDDR IDENTIFICATION #8601

REV H
 DWG NO 95387500
 CODE IDENT C
 SHEET 12
 KEY TO LOGIC SYMBOLS

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| T_N | T_{N+1} | |
|------------|-------------|---------------------|
| INPUT D | OUTPUT Q | OUTPUT \bar{Q} |
| 0 | 0 | 1 |
| 1 | 1 | 0 |

NOTES

- T_N = BIT TIME BEFORE CLOOCK PULSE
- T_{N+1} = BIT TIME AFTER CLOOCK PULSE.
- A LOW INPUT TO PRESET SETS Q TO LOGICAL 1.
A LOW INPUT TO CLEAR SETS Q TO LOGICAL 0.
THE PRESET AND CLEAR ARE INDEPENDENT OF THE CLOCK.

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THESE MONOLITHIC, DUAL, D-TYPE, EDGE TRIGGERED FLIP-FLOPS FEATURE DIRECT CLEAR AND PRESET INPUTS AND COMPLEMENTARY Q AND \bar{Q} OUTPUTS. INPUT INFORMATION IS TRANSFERRED TO THE OUTPUTS ON THE POSITIVE EDGE OF THE CLOCK PULSE. CLOCK TRIGGERING OCCURS AT A VOLTAGE LEVEL OF THE CLOCK PULSE AND IS NOT DIRECTLY RELATED TO THE TRANSITION TIME OF THE POSITIVE GOING PULSE. AFTER THE CLOCK INPUT THRESHOLD VOLTAGE HAS BEEN PASSED, THE DATA INPUT (D) IS LOCKED OUT.


ELEMENT IDENTIFICATION #175
VENDOR IDENTIFICATION #7474

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 13 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| ENABLE | SELECT INPUT | INPUTS | | OUTPUTS |
|-----------|--------------|--------|----|---------|
| \bar{E} | S | 0X | 1X | Z |
| H | X | X | X | L |
| L | H | X | L | L |
| L | H | X | H | H |
| L | L | L | X | L |
| L | L | H | X | H |

H=HIGH LEVEL
L=LOW LEVEL
X=IRRELEVANT

THE ENABLE INPUT (\bar{E}) IS ACTIVE LOW. WHEN NOT ACTIVATED ALL OUTPUTS (Z) ARE LOW REGARDLESS OF ALL OTHER INPUTS. THE LOGIC EQUATION FOR THE OUTPUT IS AS FOLLOWS.

$$Z_A = E \cdot (1_{1A} \cdot 0_A + 1_{0A} \cdot 0_B)$$

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THIS TTL DEVICE IS A MONOLITHIC, TTL QUAD TWO-INPUT DIGITAL MULTIPLEXER CIRCUIT CONSISTING OF FOUR MULTIPLEXING CIRCUITS WITH COMMON SELECT AND ENABLE LOGIC. EACH CIRCUIT CONTAINS TWO INPUTS AND ONE OUTPUT. WHEN THE ENABLE LINE IS LOW, DATA IS TRANSFERRED FROM THE INPUT SELECTED BY THE SELECT LINE TO THE OUTPUT.


ELEMENT IDENTIFICATION #188
VENDOR IDENTIFICATION #9322

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET 1.4 | |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| (P) | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




NOTE-- C_x AND R_x ARE EXTERNAL COMPONENTS

TRUTH TABLE
POS-LOGIC

| T _N INPUT | | | T _{N+1} INPUT | | | OUTPUTS Q AND Q̄ |
|----------------------|----|---|------------------------|----|---|---------------------|
| A1 | A2 | B | A1 | A2 | B | |
| 1 | 1 | 0 | 1 | 1 | 1 | INHIBIT |
| 0 | X | 1 | 0 | X | 0 | INHIBIT |
| X | 0 | 1 | X | 0 | 0 | INHIBIT |
| 0 | X | 0 | 0 | X | 1 | ONE SHOT |
| X | 0 | 0 | X | 0 | 1 | ONE SHOT |
| 1 | 1 | 1 | X | 0 | 1 | ONE SHOT |
| 1 | 1 | 1 | 0 | X | 1 | ONE SHOT |
| X | 0 | 0 | X | 1 | 0 | INHIBIT |
| 0 | X | 0 | 1 | X | 0 | INHIBIT |
| X | 0 | 1 | 1 | 1 | 1 | INHIBIT |
| 0 | X | 1 | 1 | 1 | 1 | INHIBIT |
| 1 | 1 | 0 | X | 0 | 0 | INHIBIT |
| 1 | 1 | 0 | 0 | X | 0 | INHIBIT |

- NOTES--
1. T_N = TIME BEFORE INPUT TRANSITION.
 2. T_{N+1} = TIME AFTER INPUT TRANSITION.
 3. X INDICATES THAT EITHER A LOGICAL 0 OR 1 MAY BE PRESENT.
 4. A1 AND A2 ARE NEGATIVE-EDGE TRIGGERED LOGIC INPUTS AND WILL TRIGGER THE ONE SHOT WHEN EITHER OR BOTH GO TO LOGICAL 0 WITH B AT A LOGICAL 1.
 5. B IS A POSITIVE SCHMITT-TRIGGER INPUT FOR SLOW EDGES OR LEVEL DETECTION AND WILL TRIGGER THE ONE SHOT WHEN B GOES TO LOGICAL 1 WITH EITHER A1 OR A2 AT A LOGICAL 0.

TIMING DIAGRAM



GENERAL OPERATIONAL DESCRIPTION

THIS MONOLITHIC TTL MONOSTABLE MULTIVIBRATOR FEATURES D-C TRIGGERING FROM POSITIVE OR GATED NEGATIVE-GOING INPUT WITH INHIBIT FACILITY. PULSE TRIGGERING OCCURS AT A PARTICULAR VOLTAGE LEVEL AND IS NOT DIRECTLY RELATED TO THE TRANSITION TIME OF THE INPUT PULSE. SCHMITT-TRIGGER INPUT CIRCUITRY (TTL COMPATIBLE AND FEATURING TEMPERATURE-INDEPENDENT BACKLASH) FOR THE B INPUT ALLOWS JITTER-FREE TRIGGERING FROM THE INPUT WITH TRANSITION TIMES AS SLOW AS 1 VOLT/SECOND. ONCE FIRED, THE OUTPUTS ARE INDEPENDENT OF FURTHER TRANSITIONS ON THE INPUT AND ARE A FUNCTION ONLY OF THE TIMING COMPONENTS. INPUT PULSES MAY BE OF ANY DURATION RELATIVE TO THE OUTPUT PULSE. OUTPUT PULSE LENGTHS MAY BE VARIED FROM 40 NANSECONDS TO 40 SECONDS BY CHOOSING THE APPROPRIATE TIMING COMPONENTS. THE NOMINAL OUTPUT PULSE WIDTH IS DEFINED BY THE EQUATION

$$T = C_x \times R_x \times \log_2 \frac{2}{E}$$

WHERE C_x = VALUE OF TIMING CAPACITOR

R_x = VALUE OF TIMING RESISTOR

T = VALUE OF OUTPUT PULSE WIDTH


6. TO USE THE INTERNAL TIMING RESISTOR (2 K OHM NOM.) CONNECT PIN (9) TO PIN (14).
7. TO OBTAIN VARIABLE PULSE WIDTH CONNECT EXTERNAL VARIABLE RESISTANCE BETWEEN PIN (9) AND (14). NO EXTERNAL CURRENT LIMITING IS NEEDED.

ELEMENT IDENTIFICATION #194
VENDOR IDENTIFICATION #74121

KEY TO LOGIC SYMBOLS


DWG NO 95387500
SHEET 1B

SYMBOL/APPLICATION/PINS



NOTE-- C_x AND R_x ARE EXTERNAL COMPONENTS

MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE
POS-LOGIC

| INPUT | | OUTPUT | |
|-------|---|--------|----|
| A | B | Q | Q̄ |
| H | X | L | H |
| X | L | L | H |
| L | ↑ | | |
| ↓ | H | | |

1. H = HIGH LEVEL (STEADY STATE)
2. L = LOW LEVEL (STEADY STATE)
3. ↑ = TRANSITION FROM LOW TO HIGH LEVEL
4. ↓ = TRANSITION FROM HIGH TO LOW LEVEL
5. = ONE HIGH-LEVEL PULSE
6. = ONE LOW-LEVEL PULSE
7. X = IRRELEVANT (ANY INPUT, INCLUDING TRANSITION)
8. LOW INPUT TO CLEAR RESETS Q TO LOW LEVEL AND INHIBITS DATA INPUTS

TIMING DIAGRAM



GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DUAL MONOLITHIC RETRIGGERABLE MONOSTABLE MULTIVIBRATOR WITH DC TRIGGERING FROM LOW LEVEL ACTIVE (A) INPUTS AND HIGH LEVEL ACTIVE (B) AND AN OVERRIDING DIRECT CLEAR INPUT. COMPLEMENTARY OUTPUTS ARE PROVIDED. WHEN INPUT CONDITIONS FOR TRIGGERING ARE MET, A NEW CYCLE STARTS AND THE EXTERNAL CAPACITOR IS RAPIDLY DISCHARGED AND THEN ALLOWED TO CHARGE. AN INPUT CYCLE TIME SHORTER THAN THE OUTPUT CYCLE TIME WILL RETRIGGER THE DEVICE AND RESULT IN A CONTINUOUS TRUE OUTPUT.

THE NOMINAL OUTPUT PULSE WIDTH IS DEFINED BY THE EQUATION

$$T = C_x \times R_x \times 2.8 \left(1 + \frac{17K}{R_x}\right)$$

WHERE C_x = VALUE OF TIMING CAPACITOR


R_x = VALUE OF TIMING RESISTOR

T = VALUE OF OUTPUT PULSE WIDTH

ELEMENT IDENTIFICATION #188
VENDOR IDENTIFICATION #74123

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| SHEET 16 | |

SYMBOL/APPLICATION/PINS




TRUTH TABLE
POS LOGIC Y=A

| A | Y |
|---|---|
| 1 | 0 |
| 0 | 1 |

TIMING DIAGRAM

MECHANICAL CONFIGURATION (TOP VIEW)




GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A TTL HEX INVERTER BUFFER/
DRIVER WITH OPEN COLLECTOR HIGH VOLTAGE OUTPUTS.


ELEMENT IDENTIFICATION #200
VENDOR IDENTIFICATION #7406

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CORE IDENT | C |
| SHEET | 17 |
| KEY TO LOGIC SYMBOLS | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC Y=AB

| A | B | Y |
|---|---|---|
| 1 | 1 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 0 | 0 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A QUADRUPLE 2 INPUT POSITIVE AND GATE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #201
VENDOR IDENTIFICATION #7408

| | | | |
|----------------------|------------|----------|----------|
| KEY TO LOGIC SYMBOLS | CODE IDENT | C | SHEET 18 |
| | DWG NO | 95387500 | |
| | REV | A | |

SYMBOLS/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC $Y = \overline{AB}$

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A QUADRUPLE 2 INPUT POSITIVE TTL NAND GATE WITH OPEN COLLECTOR OUTPUTS.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #202
VENDOR IDENTIFICATION #7403

| | | |
|----------------------|--------|-----------|
| KEY TO LOGIC SYMBOLS | REV | A |
| | DWG NO | 95387500 |
| CODE IDENT | C | SHEET 1/8 |

SYMBOL / APPLICATION / PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y = \bar{A}$

| A | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A TTL HEX INVERTER WITH OPEN COLLECTOR OUTPUTS.

TIMING DIAGRAM

ELEMENT IDENTIFICATION #203
VENDOR IDENTIFICATION #7405

| | |
|----------------------|----------|
| REV | A |
| FIG. NO. | 95387500 |
| CORE IDENT | C |
| SHEET 20 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS




TRUTH TABLE
POS LOGIC $Y = \overline{AB}$

| A | B | Y |
|---|---|---|
| 1 | 1 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 0 | 1 |

TIMING DIAGRAM

MECHANICAL CONFIGURATION (TOP VIEW)





GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A QUADRUPL 2 INPUT TTL POSITIVE NAND BUFFER WITH OPEN COLLECTOR OUTPUTS.


ELEMENT IDENTIFICATION #204
VENDOR IDENTIFICATION #7438

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 21 | |
| KEY TO LOGIC SYMBOLS | |
| (P) | |

SYMBOL/APPLICATION/PINS.



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC Y=ABCDEFGH

| A | B | C | D | E | F | G | H | Y |
|----------|---|---|---|---|---|---|---|-------------|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| ETCETERA | | | | | | | | Δ ↓ ▽ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS AN EIGHT INPUT TTL POSITIVE NAND GATE.


ELEMENT IDENTIFICATION #206
VENDOR IDENTIFICATION #7436

| | | | | |
|----------------------|---|----------|----------|----------|
| REV | A | DWG. NO. | 95387500 | SHEET 22 |
| CODE IDENT | C | | | |
| KEY TO LOGIC SYMBOLS | | | | |
| | | | | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

$$Y = \overline{G(A+B+C+D)}$$

| A | B | C | D | G | Y |
|---|---|---|---|---|---|
| H | X | X | X | H | L |
| X | H | X | X | H | L |
| X | X | H | X | H | L |
| X | X | X | H | H | L |
| L | L | L | L | X | H |
| X | X | X | X | L | H |

H= HIGH LEVEL =1
L= LOW LEVEL =0
X= IRRELEVANT

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL 4 INPUT TTL NOR GATE WITH STROBE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #207
VENDOR IDENTIFICATION #7425

REV A
DWC NO C 95387500
CODE IDENT C
SHEET 23
KEY TO LOGIC SYMBOLS
qip

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC Y=ABCD

| A | B | C | D | Y |
|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DUAL 4 INPUT TTL POSITIVE NAND GATE.


ELEMENT IDENTIFICATION #208
VENDOR IDENTIFICATION #7420

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 2.4 | |
| KEY TO LOGIC SYMBOLS | |
| (p) | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC $Y = \overline{ABCD}$

| A | B | C | D | Y |
|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |

TIMING DIAGRAM



GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DUAL 4 INPUT SCHOTTKY TTL POSITIVE NAND GATE.


ELEMENT IDENTIFICATION #2085
VENDOR IDENTIFICATION #74S20

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 25 | |
| KEY TO LOGIC SYMBOLS | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC $Y = (AB) \cdot (CD) \cdot (EF) \cdot (GH) \cdot (X)$

| A | B | C | D | E | F | G | H | X | X̄ | Y |
|---------|---|---|---|---|---|---|---|---|----|---|
| 0 | X | 0 | X | 0 | X | 0 | X | 0 | 1 | 1 |
| X | 0 | X | 0 | X | 0 | X | 0 | 0 | 1 | 1 |
| 1 | 1 | X | X | X | X | X | X | X | X | 0 |
| X | X | 1 | 1 | X | X | X | X | X | X | 0 |
| X | X | X | X | 1 | 1 | X | X | X | X | 0 |
| X | X | X | X | X | X | 1 | 1 | X | X | 0 |
| X | X | X | X | X | X | X | X | 1 | 0 | 0 |
| ETCETRA | | | | | | | | | | |

X = IRRELEVANT

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A 4 WIDE 2 INPUT TTL AND-OR-INVERT GATE WITH EXTENDER INPUTS. A TOTAL OF 4 EXPANDER GATES CAN BE CONNECTED TO THE EXPANDER INPUTS. IF NO EXPANDER GATES ARE USED X AND X̄ ARE LEFT OPEN.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #200
VENDOR IDENTIFICATION #7453

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 26 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC Y = AB

| A | B | Y |
|---|---|---|
| 1 | 1 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 0 | 1 |

OPERATIONAL DESCRIPTION


THIS DEVICE IS A QUADRUPLE 2 INPUT TTL POSITIVE HAND BUFFER.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #210
VENDOR IDENTIFICATION #7437

| | | |
|----------------------|--------|----------|
| KEY TO LOGIC SYMBOLS | REV | A |
| | DWG NO | 95387500 |
| CODE IDENT | C | SHEET 27 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC Y = ABCD

| A | B | C | D | Y |
|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL 4 INPUT HIGH SPEED TTL POSITIVE AND GATE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #212H
VENDOR IDENTIFICATION #74H21

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 28 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC Y= ABC

| A | B | C | Y |
|---|---|---|---|
| 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A TRIPLE 3 INPUT TTL POSITIVE AND GATE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #213
VENDOR IDENTIFICATION #7411

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| ⊕ | |
| SHEET | 2/3 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC Y= ABC

| A | B | C | Y |
|---|---|---|---|
| 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A TRIPLE 3 INPUT TTL POSITIVE AND GATE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #2139
VENDOR IDENTIFICATION #7491:

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET 30 | |
| CORE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y = \overline{A \cdot B \cdot C}$

| A | B | C | Y |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A TRIPLE 3 INPUT TTL POSITIVE NOR GATE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #224
VENDOR IDENTIFICATION #7427

| | |
|----------------------|----------|
| REV | A |
| QWS NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |
| SHEET 21 | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| T _N | | T _{N+1} | |
|----------------|---|------------------|-------------------------|
| J | K | Q | |
| 0 | 0 | Q _N | STAYS IN LAST STATE |
| 0 | 1 | 0 | |
| 1 | 0 | 1 | |
| 1 | 1 | Q _N | TOGGLES WITH EACH CLOCK |

NOTES--

1. T_N = BIT TIME BEFORE CLOCK PULSE.
2. T_{N+1} = BIT TIME AFTER CLOCK PULSE.
3. LOW INPUT TO PRESET SETS Q TO LOGICAL 1
LOW INPUT TO CLEAR SETS Q TO LOGICAL 0
CLEAR AND PRESET ARE INDEPENDENT OF CLOCK

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL J-K FLIP FLOP WITH COMPLEMENTARY Q AND \bar{Q} OUTPUTS AND PRESET AND CLEAR INPUTS. THE DEVICE IS BASED ON THE MASTER SLAVE PRINCIPLE. INPUTS TO THE MASTER SECTION ARE CONTROLLED BY THE CLOCK PULSE. THE CLOCK PULSE ALSO REGULATES THE STATE OF THE COUPLING TRANSISTORS WHICH CONNECT THE MASTER AND SLAVE SECTIONS. THE SEQUENCE OF OPERATION IS AS FOLLOWS--

1. ISOLATE SLAVE FROM MASTER
2. ENTER INFORMATION FROM J AND K INPUTS TO MASTER.
3. DISABLE J AND K INPUTS.
4. TRANSFER INFORMATION FROM MASTER TO SLAVE
INPUT IS TRANSFERRED ON LEADING EDGE OF CLOCK
OUTPUT IS TRANSFERRED ON TRAILING EDGE OF CLOCK


ELEMENT IDENTIFICATION #241
VENDOR IDENTIFICATION #7476

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET 22 | |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| (P) | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| T _N | T _{N+1} | | |
|----------------|------------------|---|-------------------------|
| J | K | Q | |
| L | L | Q | STAYS IN LAST STATE |
| L | H | L | |
| H | L | H | |
| H | H | Q | TOGGLES WITH EACH CLOCK |

1. T_N = BIT TIME BEFORE CLOCK PULSE
2. T_{N+1} = BIT TIME AFTER CLOCK PULSE
3. LOW INPUT TO PRESET SETS Q TO HIGH LEVEL
LOW INPUT TO CLEAR RESETS Q TO LOW LEVEL
CLEAR AND PRESET ARE INDEPENDANT OF CLOCK

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL JK FLIP-FLOP WITH INDIVIDUAL J,K, CLOCK, AND ASYNCHRONOUS PRESET AND CLEAR INPUTS TO EACH FLIP-FLOP. WHEN THE CLOCK GOES HIGH, THE INPUTS ARE ENABLED AND DATA WILL BE ACCEPTED. THE LOGIC LEVEL OF THE J AND K INPUTS WILL BE ALLOWED TO CHANGE WHEN THE CLOCK PULSE IS HIGH AND THE BISTABLE MULTIVIBRATOR WILL PERFORM ACCORDING TO THE TRUTH TABLE AS LONG AS MINIMUM SETUP AND HOLD TIMES ARE OBSERVED. INPUT DATA IS TRANSFERRED TO THE OUTPUTS ON THE NEGATIVE GOING EDGE OF THE CLOCK PULSE.

T SETUP MIN. = 3 NANO SEC.
T HOLD MIN. = 0 NANO SEC.
MAXIMUM INPUT CLOCK FREQUENCY IS 80 MEGAHERTZ.


ELEMENT IDENTIFICATION #2435
VENDOR IDENTIFICATION #745112

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET 33 | |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CORE IDENT | C |
| SHEET 34 | |
| KEY TO LOGIC SYMBOLS | |
| | |

TRUTH TABLE
POS-LOGIC

LOW INPUT TO LOAD SET

Q A = A
Q B = B
Q C = C
Q D = D

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A SYNCHRONOUS 4-BIT BINARY UP-DOWN COUNTER. SYNCHRONOUS OPERATION IS PROVIDED BY HAVING ALL FLIP-FLOPS CLOCKED SIMULTANEOUSLY SO THAT THE OUTPUTS CHANGE COINCIDENTLY WITH EACH OTHER WHEN SO INSTRUCTED BY THE STEERING LOGIC. THE OUTPUT OF THE FOUR MASTER-SLAVE FLIP-FLOPS ARE TRIGGERED BY A LOW-TO-HIGH TRANSITION OF EITHER COUNT (CLOCK) INPUT. THE DIRECTION OF COUNTING IS DETERMINED BY WHICH COUNT INPUTS IS PULSED WHILE THE OTHER COUNT INPUT IS HIGH.


THIS COUNTER IS FULLY PROGRAMMABLE, THAT IS THE OUTPUT MAY BE PRESET TO ANY STATE BY ENTERING THE DESIRED DATA AT THE DATA INPUT WHILE THE LOAD INPUT IS LOW. THE OUTPUT WILL CHANGE TO AGREE WITH THE DATA INPUTS INDEPENDENTLY OF THE COUNT PULSES. WHEN A HIGH LEVEL IS APPLIED TO THE CLEAR INPUT IT WILL FORCE ALL OUTPUTS TO THE LOW LEVEL.

BOTH BORROW AND CARRY OUTPUTS ARE AVAILABLE TO CASCADE BOTH THE UP AND DOWN COUNTING FUNCTIONS. THE BORROW OUTPUT PRODUCES A PULSE EQUAL IN WIDTH TO THE COUNT-DOWN INPUT WHEN THE COUNTER UNDERFLOWS. SIMILARLY, THE CARRY OUTPUT PRODUCES A PULSE EQUAL IN WIDTH TO THE COUNT-UP INPUT WHEN AN OVERFLOW CONDITION EXISTS. MAXIMUM INPUT COUNT FREQUENCY IS 25 MEGAHERTZ.


THE CLEAR FUNCTION IS INDEPENDENT OF THE COUNT & LOAD INPUTS.

ELEMENT IDENTIFICATION #500
VENDOR IDENTIFICATION #74183


TIMING DIAGRAM
CLEAR-LOAD-AND COUNT SEQUENCE




SYMBOL/APPLICATION/PINS



INPUTS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| Σ OF 1'S AT 0 THRU 7 | INPUTS | | OUTPUTS | |
|-------------------------|--------|-----|-----------|----------|
| | EVEN | ODD | Σ EVEN | Σ ODD |
| EVEN | 1 | 0 | 1 | 0 |
| ODD | 1 | 0 | 0 | 1 |
| EVEN | 0 | 1 | 0 | 1 |
| ODD | 0 | 1 | 1 | 0 |
| X | 1 | 1 | 0 | 0 |
| X | 0 | 0 | 1 | 1 |

X= IRRELEVANT

GENERAL OPERATIONAL DESCRIPTION


THIS UNIVERSAL, MONOLITHIC, 8 BIT PARITY GENERATOR CHECKER, HAS ODD/EVEN OUTPUTS AND CONTROL INPUTS TO FACILITATE OPERATION IN EITHER ODD OR EVEN PARITY APPLICATIONS. THE WORD LENGTH CAPABILITY CAN BE EXPANDED BY CASCADING.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #502
VENDOR IDENTIFICATION #74180

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 35 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC SEE DESCRIPTION

TIMING DIAGRAM
TYPICAL SEQUENCE OF OPERATION

1. CLEAR OUTPUTS TO ZERO
2. PRESET TO BCD SEVEN
3. COUNT TO EIGHT, NINE, ZERO, ONE, TWO, AND THREE
4. INHIBIT



GENERAL OPERATIONAL DESCRIPTION

THIS SYNCHRONOUS, PRESETTABLE COUNTER HAS AN INTERNAL CARRY LOOK-AHEAD FOR APPLICATION IN HIGH SPEED COUNTING SCHEMES. THIS DECADE COUNTER PROVIDES SYNCHRONOUS OPERATION BY HAVING ALL FLIP-FLOPS CLOCKED SIMULTANEOUSLY SO THAT THE OUTPUTS CHANGE COINCIDENT WITH EACH OTHER WHEN SO INSTRUCTED BY THE COUNT-ENABLE INPUTS AND INTERNAL GATING.



THESE COUNTERS ARE FULLY PROGRAMMABLE; THAT IS, THE OUTPUTS MAY BE PRESET TO EITHER STATE. AS PRESETTING IS SYNCHRONOUS, PLACING A LOW LEVEL ON THE LOAD INPUT DISABLES THE COUNTER AND CAUSES THE OUTPUTS TO AGREE WITH THE DATA INPUTS AFTER THE NEXT CLOCK PULSE. THIS CLEAR FUNCTION IS ASYNCHRONOUS AND A LOW LEVEL AT THE CLEAR INPUT SETS ALL FOUR OF THE FLIP-FLOP OUTPUTS LOW REGARDLESS OF THE STATE OF THE CLOCK.

THE CARRY LOOK-AHEAD CIRCUITRY PROVIDES FOR CASCADING COUNTERS FOR N-BIT SYNCHRONOUS APPLICATION WITHOUT ADDITIONAL GATING. INSTRUMENTAL IN ACCOMPLISHING THIS FUNCTION ARE TWO COUNT-ENABLE INPUTS AND A CARRY OUTPUT. BOTH COUNT-ENABLE INPUTS (P AND T) MUST BE HIGH TO COUNT, AND INPUT T IS FED FORWARD TO ENABLE THE CARRY OUTPUT. THE CARRY OUTPUT WHEN ENABLED WILL PRODUCE A POSITIVE OUTPUT PULSE WITH A DURATION APPROXIMATELY EQUAL TO THE POSITIVE PORTION OF THE Q_A OUTPUT. THIS POSITIVE OVERFLOW CARRY PULSE CAN BE USED TO ENABLE SUCCESSIVE CASCADED STAGES. HIGH-TO-LOW-LEVEL TRANSITIONS AT THE ENABLE P OR T INPUTS SHOULD OCCUR ONLY WHEN THE CLOCK INPUT IS HIGH.

MAXIMUM CLOCK FREQUENCY IS 25 MEGAHERTZ

ELEMENT IDENTIFICATION #503
VENDOR IDENTIFICATION #74160

| | |
|----------------------|------------|
| REV | A |
| DWG NO | C 95387500 |
| CODE IDENT | SHEET 36 |
| KEY TO LOGIC SYMBOLS | |
| | |



TRUTH TABLE
POS-LOGIC

| INPUTS | | | | | | | | OUTPUTS | | | | | |
|--------|---|---|------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-------|---|
| C | B | A | STROBE (1) | D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ | Y (1) | H |
| X | X | X | 1 | X | X | X | X | X | X | X | X | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | X | 0 | 1 |
| 0 | 0 | 0 | 0 | 1 | X | X | X | X | X | X | X | 1 | 0 |
| 0 | 0 | 1 | 0 | X | 0 | X | X | X | X | X | X | 0 | 1 |
| 0 | 0 | 1 | 0 | X | 1 | X | X | X | X | X | X | 1 | 0 |
| 0 | 1 | 0 | 0 | X | X | 0 | X | X | X | X | X | 0 | 1 |
| 0 | 1 | 0 | 0 | X | X | 1 | X | X | X | X | X | 1 | 0 |
| 0 | 1 | 1 | 0 | X | X | X | 0 | X | X | X | X | 0 | 1 |
| 0 | 1 | 1 | 0 | X | X | X | 1 | X | X | X | X | 1 | 0 |
| 1 | 0 | 0 | 0 | X | X | X | X | 0 | X | X | X | 0 | 1 |
| 1 | 0 | 0 | 0 | X | X | X | X | 1 | X | X | X | 1 | 0 |
| 1 | 0 | 1 | 0 | X | X | X | X | 0 | X | X | X | 0 | 1 |
| 1 | 0 | 1 | 0 | X | X | X | X | 1 | X | X | X | 1 | 0 |
| 1 | 1 | 0 | 0 | X | X | X | X | X | 0 | X | X | 0 | 1 |
| 1 | 1 | 0 | 0 | X | X | X | X | X | 1 | X | X | 1 | 0 |
| 1 | 1 | 1 | 0 | X | X | X | X | X | X | X | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | X | X | X | X | X | X | X | 1 | 1 | 0 |

X= IRRELEVANT

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A 8 LINE TO 1 LINE DATA SELECTOR/MULTIPLEXER WITH STROBE. WHEN THE STROBE LINE IS LOW, DATA IS TRANSFERRED FROM THE INPUT SELECTED BY THE DATA SELECT LINES TO THE OUTPUT (NOTE THAT COMPLIMENTRY Y AND H OUTPUTS ARE PROVIDED).


ELEMENT IDENTIFICATION #505
VENDOR IDENTIFICATION # 74151

REV A
DWG NO 95387500
CODE IDENT C
SHEET 37
KEY TO LOGIC SYMBOLS

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

| BCD INPUTS | | | | DECIMAL OUTPUT | | | | | | | | | |
|------------|---|---|---|----------------|---|---|---|---|---|---|---|---|---|
| D | C | B | A | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |


GENERAL OPERATIONAL DESCRIPTION

THIS MONOLITHIC DECIMAL DECODER CONSISTS OF EIGHT INVERTERS AND TEN FOUR-INPUT NAND GATES. THE INVERTERS ARE CONNECTED IN PAIRS TO MAKE BCD INPUT DATA AVAILABLE FOR DECODING BY THE NAND GATES. FULL DECODING OF VALID INPUT LOGIC ENSURES THAT ALL OUTPUTS REMAIN OFF FOR ALL INVALID INPUT CONDITIONS. A VALID BCD INPUT WILL ENABLE ONE OF THE OUTPUTS AS INDICATED.


ELEMENT IDENTIFICATION #507
VENDOR IDENTIFICATION #7442

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 30 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| B | DATA SELECTS A | C0 | DATA INPUTS C1 | C2 | C3 | STROBE G | OUTPUT Y |
|---|-------------------|----|-------------------|----|----|-------------|-------------|
| X | X | X | X | X | X | H | L |
| L | L | L | X | X | X | L | L |
| L | L | H | X | X | X | L | H |
| L | H | X | L | X | X | L | L |
| L | H | X | H | X | X | L | H |
| H | L | X | X | L | X | L | L |
| H | L | X | X | H | X | L | H |
| H | H | X | X | X | L | L | L |
| H | H | X | X | X | H | L | H |

H= HIGH LEVEL
L= LOW LEVEL
X= IRRELEVANT

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DUAL 4 LINE TO 1 LINE DATA SELECTOR/MULTIPLEXER. THE DEVICES HAVE INDEPENDENT STROBE LINES, BUT SHARE COMMON DATA SELECT LINES. WHEN THE STROBE LINE IS LOW, DATA IS TRANSFERRED FROM THE INPUT SELECTED BY THE DATA SELECT LINES TO THE OUTPUT.


ELEMENT IDENTIFICATION #508
VENDOR IDENTIFICATION #74153

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET 38 | |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

| INPUTS | | | OUTPUT |
|--------|-----|---|----------------|
| CLR | CLK | D | Q |
| L | X | X | L |
| H | ↑ | H | H |
| H | ↑ | L | L |
| H | L | X | Q ₀ |

H = HIGH LEVEL (STEADY STATE)
 L = LOW LEVEL (STEADY STATE)
 X = IRRELEVANT
 ↑ = TRANSITION FROM LOW TO HIGH LEVEL
 Q₀ = THE LEVEL OF Q BEFORE THE INDICATED STEADY STATE INPUT CONDITIONS WERE ESTABLISHED.

TIMING DIAGRAM



GENERAL OPERATIONAL DESCRIPTION

THIS MONOLITHIC POSITIVE-EDGE-TRIGGERED FLIP-FLOP UTILIZES TTL CIRCUITRY TO IMPLEMENT D TYPE FLIP-FLOP LOGIC. INFORMATION AT THE D INPUT MEETING THE SETUP TIME REQUIREMENTS IS TRANSFERRED TO THE Q OUTPUTS ON THE POSITIVE-GOING EDGE OF THE CLOCK PULSE. CLOCK TRIGGERING OCCURS AT A PARTICULAR VOLTAGE LEVEL AND IS NOT DIRECTLY RELATED TO THE TRANSITION TIME OF THE POSITIVE-GOING PULSE. WHEN THE CLOCK INPUT IS AT EITHER THE HIGH OR LOW LEVEL, THE D INPUT SIGNAL HAS NO EFFECT AT THE OUTPUT. THIS DEVICE FEATURES SIX FLIP-FLOPS WITH A COMMON DIRECT CLEAR.


ELEMENT IDENTIFICATION #519
 VENDOR IDENTIFICATION #74174

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| QIP | |
| SHEET 40 | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| INPUTS | | | OUTPUTS | |
|--------|-------|---|---------|-------------|
| CLEAR | CLOCK | D | Q | \bar{Q} |
| L | X | X | L | H |
| H | ↑ | H | H | L |
| H | ↑ | L | L | H |
| H | L | X | Q_0 | \bar{Q}_0 |

1. H=HIGH LEVEL (STEADY STATE)=1
2. L=LOW LEVEL (STEADY STATE)=0
3. X=IRRELEVANT
4. ↑ =TRANSITION FROM LOW TO HIGH LEVEL
5. Q_0 =THE LEVEL OF Q BEFORE THE INDICATED STEADY-STATE INPUT CONDITIONS WERE ESTABLISHED.

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION


THESE MONOLITHIC, POSITIVE-EDGE-TRIGGERED FLIP-FLOPS UTILIZE TTL CIRCUITRY TO IMPLEMENT D-TYPE FLIP-FLOP LOGIC. ALL HAVE DIRECT CLEAR INPUT, AND FEATURE COMPLEMENTARY OUTPUT FROM EACH FLIP-FLOPS.

INFORMATION AT THE D INPUT MEETING THE SETUP TIME REQUIREMENTS IS TRANSFERRED TO THE Q OUTPUT ON THE POSITIVE-GOING EDGE OF THE CLOCK PULSE. CLOCK TRIGGERING OCCURS AT A PARTICULAR VOLTAGE LEVEL AND IS NOT DIRECTLY RELATED TO THE TRANSITION TIME OF THE POSITIVE-GOING PULSE. WHEN THE CLOCK INPUT IS AT EITHER THE HIGH OR LOW THE D INPUT SIGNAL HAS NO EFFECT AT THE OUTPUT.


ELEMENT IDENTIFICATION #520
VENDOR IDENTIFICATION #74175

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 41 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 42 |
| KEY TO LOGIC SYMBOLS | |
| | |

TRUTH TABLE
POS-LOGIC

| INPUT | | | | OUTPUT | | | |
|----------------|----------------|----------------|----------------|------------------------|------------------------|------------------------|------------------------|
| A ₁ | B ₁ | A ₂ | B ₂ | WHEN C ₀ =0 | WHEN C ₂ =0 | WHEN C ₀ =1 | WHEN C ₂ =1 |
| Σ ₁ | Σ ₂ | C ₂ | Σ ₃ | Σ ₄ | C ₄ | Σ ₃ | Σ ₄ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A 4-BIT BINARY FULL ADDER WITH CARRY. IT PERFORMS THE ADDITION OF TWO 4 BIT BINARY NUMBERS. THE SUM (Σ) OUTPUTS ARE PROVIDED FOR EACH BIT AND THE RESULTANT CARRY (C₄) IS OBTAINED FROM THE FOURTH BIT.

ELEMENT IDENTIFICATION #521
VENDOR IDENTIFICATION #7483


- INPUT CONDITIONS A₁, B₁, B₂, AND C₀ ARE USED TO DETERMINE OUTPUTS Σ₁ AND Σ₂, AND THE VALUE OF THE INTERNAL CARRY C₂. THE VALUES AT C₂, A₃, B₃, A₄, AND B₄ ARE THEN USED TO DETERMINE OUTPUTS Σ₃, Σ₄, AND C₄.
- C₂ IS AN INTERNAL ADDER CARRY.

TIMING DIAGRAM

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

| COMPARING INPUTS | | | | CASCADING INPUTS | | | OUTPUTS | | |
|------------------|---------|---------|---------|------------------|-------|-------|---------|-------|-------|
| A3, B3 | A2, B2 | A1, B1 | A0, B0 | A > B | A < B | A = B | A > B | A < B | A = B |
| A3 > B3 | X | X | X | X | X | X | H | L | L |
| A3 < B3 | X | X | X | X | X | X | L | H | L |
| A3 = B3 | A2 > B2 | X | X | X | X | X | H | L | L |
| A3 = B3 | A2 < B2 | X | X | X | X | X | L | H | L |
| A3 = B3 | A2 = B2 | A1 > B1 | X | X | X | X | H | L | L |
| A3 = B3 | A2 = B2 | A1 < B1 | X | X | X | X | L | H | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 > B0 | X | X | X | H | L | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 < B0 | X | X | X | L | H | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | H | L | L | H | L | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | L | H | L | L | H | L |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | L | L | H | L | L | H |

H = HIGH LEVEL
L = LOW LEVEL
X = IRRELEVANT

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A 4 BIT MAGNITUDE COMPARATOR. IT PERFORMS MAGNITUDE COMPARISON OF STRAIGHT BINARY AND STRAIGHT BCD (8421) CODES. THREE FULLY DECODED DECISIONS ABOUT TWO 4-BIT WORDS (A, B) ARE MADE AND ARE EXTERNALLY AVAILABLE AT THREE OUTPUTS. THESE DEVICES ARE FULLY EXPANDABLE TO ANY NUMBER OF BITS WITHOUT EXTERNAL GATES. WHEN CASCADED, THE TOTAL TIME FOR COMPARISON IS THE FUNCTION OF THE WORD LENGTH, HOWEVER, ONLY A TWO-GATE-LEVEL DELAY (12 NS) IS ADDED FOR EACH FOUR-BIT EXPANSION.


ELEMENT IDENTIFICATION #524
VENDOR IDENTIFICATION #7485

REV A
KEY TO LOGIC SYMBOLS
CODE IDENT C
DWG NO 95387500
SHEET 43

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE
POS LOGIC SERIAL INPUTS A AND B

| INPUTS AT TN | | OUTPUTS AT TN+1 |
|--------------|---|-----------------|
| A | B | QA |
| H | H | H |
| L | H | L |
| H | L | L |
| L | L | L |

GENERAL OPERATIONAL DESCRIPTION

THIS 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER HAS 2 GATE SERIAL INPUTS AND AN ASYNCHRONOUS CLEAR. THE GATED SERIAL INPUTS (A AND B) PERMIT COMPLETE CONTROL OVER IN-COMING DATA AS A LOW AT EITHER (OR BOTH) INPUT (S) INHIBITS ENTRY OF THE NEW DATA AND RESETS THE FIRST FLIP-FLOP TO THE LOW LEVEL AT THE NEXT CLOCK PULSE. A HIGH-LEVEL INPUT ENABLES THE OTHER INPUT WHICH WILL THEN DETERMINE THE STATE OF THE FIRST FLIP FLOP. DATA AT THE SERIAL INPUTS MAY BE CHANGED WHILE THE CLOCK IS HIGH, BUT ONLY INFORMATION MEETING THE SETUP REQUIREMENTS WILL BE ENTERED. CLOCKING OCCURS ON THE LOW-TO-HIGH LEVEL TRANSITION OF THE CLOCK INPUT. MAXIMUM INPUT CLOCK FREQUENCY IS 25 MEGAHERTZ.


TIMING DIAGRAM
CLEAR-INHIBIT-SHIFT-CLEAR AND INHIBIT SEQUENCE




ELEMENT IDENTIFICATION #527
VENDOR IDENTIFICATION #74164

KEY TO LOGIC SYMBOLS
 (P)
 CODE IDENT C
 PART NO 95387500 A
 SHEET 44
 REV

SYMBOL APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

| | | | | INPUTS | | | | | | | | | | | | | | | | OUTPUT | | |
|---|---|---|---|--------|----|----|----|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|--------|---|---|
| D | C | B | A | STROBE | E0 | E1 | E2 | E3 | E4 | E5 | E6 | E7 | E8 | E9 | E10 | E11 | E12 | E13 | E14 | E15 | H | |
| X | X | X | X | 1 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | X | 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | X | 1 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | X | X | 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | X | X | 1 | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | X | X | X | 0 | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | X | X | X | 1 | X | X | X | X | X | X | X | X | X | X | X | X | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | X | X | X | 1 | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | X | X | X | 0 | X | X | X | X | X | X | X | X | X | X | X | X | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | X | X | X | X | 0 | X | X | X | X | X | X | X | X | X | X | X | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | X | X | X | X | 1 | X | X | X | X | X | X | X | X | X | X | X | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | X | X | X | X | X | 0 | X | X | X | X | X | X | X | X | X | X | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | X | X | X | X | X | 1 | X | X | X | X | X | X | X | X | X | X | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | X | X | X | X | X | X | 0 | X | X | X | X | X | X | X | X | X | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | X | X | X | X | X | X | 1 | X | X | X | X | X | X | X | X | X | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | 0 | X | X | X | X | X | X | X | X | X | X | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | 1 | X | X | X | X | X | X | X | X | X | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | X | X | X | X | X | X | 0 | X | X | X | X | X | X | X | X | X | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | X | X | X | X | X | X | 1 | X | X | X | X | X | X | X | X | X | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | X | X | X | X | X | X | X | 0 | X | X | X | X | X | X | X | X | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | X | X | X | X | X | X | X | 1 | X | X | X | X | X | X | X | X | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | 0 | X | X | X | X | X | X | X | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | 1 | X | X | X | X | X | X | X | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | 0 | X | X | X | X | X | X | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | 1 | X | X | X | X | X | X | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | 0 | X | X | X | X | X | 1 |
| 1 | 1 | 0 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | 1 | X | X | X | X | X | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | 0 | X | X | X | X | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | 0 | X | X | X | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 |

WHEN USED TO INDICATE AN INPUT CONDITION, X= LOGICAL 1
OR LOGICAL 0


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A 16 LINE TO 1 LINE DATA SELECTOR/MULTIPLEXER WITH STROBE. WHEN THE STROBE LINE IS LOW, DATA IS TRANSFERRED FROM THE INPUT SELECTED BY THE DATA SELECT LINES TO THE OUTPUT (NOTE THAT THE OUTPUT IS THE COMPLIMENT OF THE INPUT).


ELEMENT IDENTIFICATION #531
VENDOR IDENTIFICATION #74150

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 45 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| COUNT | OUTPUT | | | |
|-------|--------|---|---|---|
| | D | C | B | A |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |
| 10 | 1 | 0 | 1 | 0 |
| 11 | 1 | 0 | 1 | 1 |
| 12 | 1 | 1 | 0 | 0 |
| 13 | 1 | 1 | 0 | 1 |
| 14 | 1 | 1 | 1 | 0 |
| 15 | 1 | 1 | 1 | 1 |

1. OUTPUT A CONNECTED TO INPUT B.
2. TO RESET ALL OUTPUTS TO LOGICAL 0 BOTH $R_{0(1)}$ AND $R_{0(2)}$ INPUTS MUST BE AT LOGICAL 1.
3. EITHER (OR BOTH) RESET INPUTS $R_{0(1)}$ AND $R_{0(2)}$ MUST BE AT A LOGICAL 0 TO COUNT.

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A HIGH SPEED MONOLITHIC 4 BIT BINARY COUNTER CONSISTING OF FOUR MASTER-SLAVE FLIP-FLOPS WHICH ARE INTERNALLY INTERCONNECTED TO PROVIDE A DIVIDE BY TWO COUNTER AND A DIVIDE BY EIGHT COUNTER.


A GATED DIRECT RESET LINE IS PROVIDED WHICH INHIBITS THE COUNT INPUTS AND SIMULTANEOUSLY RETURNS FOUR FLIP-FLOP OUTPUTS TO A LOGICAL 0, AS THE OUTPUT FROM FLIP-FLOP A IS NOT INTERNALLY CONNECTED TO THE SUCCEEDING FLIP-FLOPS THE COUNTER MAY BE OPERATED IN TWO INDEPENDENT MODES

1. WHEN USED AS A 4-BIT RIPPLE-THROUGH COUNTER, OUTPUT A MUST BE EXTERNALLY CONNECTED TO INPUT B. THE INPUT COUNT PULSES ARE APPLIED TO INPUT A. SIMULTANEOUS DIVISIONS OF 2, 4, 8, 16 ARE PERFORMED AT THE A, B, C, D OUTPUTS AS SHOWN IN THE TRUTH TABLE
2. WHEN USED AS A 3 BIT RIPPLE-THROUGH COUNTER, THE INPUT COUNT PULSES ARE APPLIED TO INPUT B. SIMULTANEOUS FREQUENCY DIVISIONS OF 2, 4, AND 8 ARE AVAILABLE AT THE B, C, D OUTPUTS. INDEPENDENT USE OF FLIP-FLOP A IS AVAILABLE IF THE RESET FUNCTION COINCIDES WITH RESET OF THE 3-BIT RIPPLE-THROUGH COUNTER.


ELEMENT IDENTIFICATION #537
VENDOR IDENTIFICATION #7483

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 48 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC SEE DESCRIPTION

TIMING DIAGRAM
TYPICAL SEQUENCE OF OPERATION

1. CLEAR OUTPUT TO ZERO
2. PRESET TO BINARY TWELVE
3. COUNT TO THIRTEEN, FOURTEEN, FIFTEEN, ZERO, ONE, AND TWO
4. INHIBIT.





GENERAL OPERATIONAL DESCRIPTION

THIS 4-BIT BINARY COUNTER IS A SYNCHRONOUS, PRE-SETTABLE COUNTER WITH AN INTERNAL CARRY LOOK-AHEAD FOR APPLICATION IN HIGH-SPEED COUNTING SCHEMES. SYNCHRONOUS OPERATION IS PROVIDED BY HAVING ALL FLIP-FLOPS CLOCKED SIMULTANEOUSLY SO THAT THE OUTPUTS CHANGE COINCIDENT WITH EACH OTHER WHEN SO INSTRUCTED BY THE COUNT-ENABLE INPUTS AND INTERNAL GATING. THIS MODE OF OPERATION ELIMINATES THE OUTPUT COUNTING SPIKES WHICH ARE NORMALLY ASSOCIATED WITH ASYNCHRONOUS (RIPPLE CLOCK) COUNTERS. A BUFFERED CLOCK INPUT TRIGGERS THE FOUR J-K MASTER-SLAVE FLIP-FLOPS ON THE RISING (POSITIVE-GOING) EDGE OF THE CLOCK INPUT WAVEFORM. THIS COUNTER IS FULLY PROGRAMMABLE; THAT IS, THE OUTPUTS MAY BE PRESET TO EITHER STATE, AS PRESETTING IS SYNCHRONOUS, PLACING A LOW LEVEL ON THE LOAD INPUT DISABLES THE COUNTER AND CAUSES THE OUTPUTS TO AGREE WITH THE DATA INPUTS AFTER THE NEXT CLOCK PULSE. THE CLEAR FUNCTION IS SYNCHRONOUS AND A LOW LEVEL AT THE CLEAR INPUT SETS ALL FOUR OF THE FLIP-FLOP OUTPUT LOW AFTER THE NEXT CLOCK PULSE THIS SYNCHRONOUS CLEAR ALLOWS THE COUNT LENGTH TO BE MODIFIED EASILY AS DECODING THE MAXIMUM COUNT DESIRED CAN BE ACCOMPLISHED WITH ONE EXTERNAL NAND GATE. THE GATE OUTPUT IS CONNECTED TO THE CLEAR INPUT TO SYNCHRONOUSLY SET THE COUNTER TO 0000 (LLLL). THE CARRY LOOK AHEAD CIRCUITRY PROVIDES FOR CASCADING COUNTERS FOR N-BIT SYNCHRONOUS APPLICATIONS WITHOUT ADDITIONAL GATING. INPUT CLOCK FREQUENCY IS A MAXIMUM OF 25 MEGAHERTZ.




ELEMENT IDENTIFICATION #540
VENDOR IDENTIFICATION #74163

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 47 |
| KEY TO LOGIC SYMBOLS | |
| gp | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| RR | E | D | \bar{S} | Q_N | OPERATION |
|----|---|---|-----------|-----------|-----------|
| H | L | L | L | L | D MODE |
| H | L | H | L | H | |
| H | H | X | X | Q_{N-1} | |
| H | L | L | L | L | R/S MODE |
| H | L | H | L | H | |
| H | L | L | H | L | |
| H | L | H | H | Q_{N-1} | |
| H | H | X | X | Q_{N-1} | |
| L | X | X | X | L | RESET |

1. X=IRRELEVANT
2. L=LOW VOLTAGE LEVEL =0
3. H=HIGH VOLTAGE LEVEL=1
4. Q_{N-1} =PREVIOUS OUTPUT STATE
5. Q_N =PRESENT OUTPUT STATE

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE CONSISTS OF FOUR LATCHES WITH A COMMON ACTIVE LOW ENABLE AND AN ACTIVE LOW MASTER RESET. WHEN THE COMMON ENABLE GOES HIGH DATA PRESENT IN THE LATCH IS STORED AND THE STATE OF A LATCH IS NO LONGER AFFECTED BY THE \bar{S} AND D INPUTS. THE MASTER RESET WHEN ACTIVATED OVERRIDES ALL OTHER INPUT CONDITIONS FORCING ALL LATCH OUTPUTS TO LOW. EACH OF THE FOUR LATCHES CAN BE OPERATED IN ONE OF TWO MODES.


D TYPE LATCH
FOR D TYPE OPERATION THE \bar{S} INPUT OF A LATCH IS HELD LOW. WHILE THE COMMON ENABLE IS ACTIVE THE LATCH OUTPUT FOLLOWS THE D INPUT. INFORMATION PRESENT AT THE LATCH OUTPUT IS STORED IN THE LATCH WHEN THE ENABLE GOES HIGH.

SET/RESET
DURING SET/RESET OPERATION, WHEN THE COMMON ENABLE IS LOW A LATCH IS RESET BY A LOW ON THE D INPUT AND CAN BE SET BY A LOW ON THE \bar{S} INPUT IF THE D INPUT IS HIGH. IF BOTH \bar{S} AND D INPUTS ARE LOW THE D INPUT WILL DOMINATE AND THE LATCH WILL BE RESET. WHEN THE ENABLE GOES HIGH THE LATCH REMAINS IN THE LAST STATE PRIOR TO THE LOW TO HIGH TRANSITION.


ELEMENT IDENTIFICATION #550
VENDOR IDENTIFICATION #9314

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 48 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| T _N | D | T _{N+1} | Q |
|----------------|---|------------------|---|
| | 1 | 1 | 1 |
| | 0 | 0 | 0 |

T_N = BIT TIME BEFORE CLOCK
NEGATIVE-GOING TRANSITION

T_{N+1} = BIT TIME AFTER CLOCK
NEGATIVE-GOING TRANSITION

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A 4-BIT D-TYPE LATCH WITH COMPLEMENTARY Q AND \bar{Q} OUTPUTS. INFORMATION PRESENT AT A DATA (D) INPUT IS TRANSFERRED TO THE Q OUTPUT WHEN THE CLOCK IS HIGH, AND THE Q OUTPUT WILL FOLLOW THE DATA INPUT AS LONG AS THE CLOCK REMAINS HIGH. WHEN THE CLOCK GOES LOW, THE INFORMATION (THAT WAS PRESENT AT THE DATA INPUT AT THE TIME THE TRANSITION OCCURED) IS RETAINED AT THE Q OUTPUT UNTIL THE CLOCK IS PERMITTED TO GO HIGH AGAIN.

TIMING DIAGRAM

ELEMENT IDENTIFICATION #551
VENDOR IDENTIFICATION #7475


| | |
|----------------------|------------|
| REV | A |
| DWG NO | C 95387500 |
| CODE UNIT | |
| SHEET | 48 |
| KEY TO LOGIC SYMBOLS | |
| (pd) | |

SYMBOL/APPLICATION/PINS



NOTE-- CX₁ AND CX₂ ARE EXTERNAL COMPONENTS

MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE CONSISTS OF TWO INDEPENDENT VOLTAGE-CONTROLLED MULTIVIBRATORS WITH OUTPUT BUFFERS. VARIATION OF THE OUTPUT FREQUENCY OVER A 3.5-TO-1 RANGE IS GUARANTEED WITH AN INPUT DC CONTROL VOLTAGE OF 1.0 TO 5.0 VOLTAGE.

THE OPERATING FREQUENCY RANGE OF THIS MULTIVIBRATOR IS CONTROLLED BY THE VALUE OF THE EXTERNAL CAPACITOR CX₁ OR CX₂ AND, THE DC VOLTAGE INPUT CONTROL


V1 OR V2. THIS DEVICES OUTPUT FREQUENCY IS CONTROLLED BY CX₁, CX₂ AND THE INPUT VOLTAGE LOAD.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #582
VENDOR IDENTIFICATION #MC4024

| | |
|----------------------|----------|
| REV | A |
| QWPC NO | 95387500 |
| CODE IDENT | C |
| SHEET NO | 88 |
| KEY TO LOGIC SYMBOLS | |
| (P) | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

| CHIP SELECTS | WRITE ENABLE | OPERATION | OUTPUT |
|---------------|--------------|-----------|---|
| ALL 0 | 0 | WRITE | LOGICAL 1 STATE |
| ALL 0 | 1 | READ | COMPLIMENTARY OF DATA WRITTEN IN MEMORY |
| ONE OR MORE 1 | X | HOLD | HIGH RESISTANCE STATE |

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION

THIS INTEGRATED CIRCUIT IS A HIGH-SPEED, FULLY DECODED, STATIC BIPOLAR 256-BIT RANDOM ACCESS MEMORY IN A 256 WORD X 1 ORGANIZATION. THIS DEVICE FEATURES ON CHIP ADDRESS DECODING, THREE CHIP SELECTS, AND UNCOMMITTED COLLECTOR OUTPUTS.

READ OPERATION

THE MEMORY IS ADDRESSED THROUGH THE A0-A7 INPUTS WHICH SELECT ONE OF THE 256 WORDS. THE CHIP IS ENABLED BY PLACING ALL CHIP SELECTS (CS) TO LOGIC 0. IF ANY OR ALL CS INPUTS ARE LOGICAL 1 THEN THE DEVICE WILL BE DISABLED. IF THE WRITE ENABLE (WE) IS AT LOGIC 1 THE STORED BIT IS READ OUT OF D0.


WRITE OPERATION

THE MEMORY IS ADDRESSED THROUGH THE A0-A7 INPUTS WHICH SELECT ONE OF THE 256 WORDS. THE CHIP IS ENABLED BY PLACING ALL THE CS INPUTS TO LOGICAL 0. IF THE WE INPUT IS AT A LOGICAL 0, THE DATA ON TERMINAL D1 IS WRITTEN INTO THE ADDRESSED WORD. WHEN WE RETURNS TO LOGIC 1, THE INFORMATION THAT WAS WRITTEN IN IS NOW READOUT. HOWEVER, EACH WORD READOUT IS THE COMPLEMENT OF WHAT HAS WRITTEN IN.


ELEMENT IDENTIFICATION #777
VENDOR IDENTIFICATION #74206

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| KEY TO LOGIC SYMBOLS | |
| CDR IDENT | C |
| SHEET | 51 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

Y=AB

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

GENERAL OPERATIONAL DESCRIPTION



THIS DEVICE IS A MONOLITHIC QUAD POS NAND LINE DRIVER COMPRISED OF THREE DUAL INPUT GATES AND ONE SINGLE INPUT GATE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #900
VENDOR IDENTIFICATION #MCI488L

| | |
|----------------------|----------|
| REV | |
| DWG NO | 95387500 |
| CODE ID | C |
| KEY TO LOGIC SYMBOLS | |
| | |
| SHEET | 51A |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC Y = \bar{A}

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A MONOLITHIC QUADRUPLE LINE RECEIVER DESIGNED TO INTERFACE DATA TERMINAL EQUIPMENT WITH COMMUNICATIONS EQUIPMENT. OTHER APPLICATIONS ARE FOR POINT TO POINT DATA TRANSMISSION AND FOR LEVEL TRANSLATORS. OPERATION IS NORMALLY FROM A SINGLE 5 VOLT SUPPLY, HOWEVER A BUILT IN OPTION ALLOWS OPERATION FROM A 12 VOLT SUPPLY WITHOUT THE USE OF ADDITIONAL COMPONENTS.


IN NORMAL OPERATION, THE THRESHOLD CONTROL TERMINALS (1T, 2T, 3T, AND 4T) ARE CONNECTED TO THE VCC1 TERMINAL PIN 15 EVEN IF POWER IS BEING SUPPLIED VIA THE ALTERNATE VCC2 TERMINAL, PIN 16. IN THIS MODE OF OPERATION, IF THE INPUT VOLTAGE GOES TO ZERO, THE OUTPUT VOLTAGE WILL REMAIN AT THE LOW OR HIGH LEVEL AS DETERMINED BY THE PREVIOUS INPUT.

FOR FAILSAFE OPERATION, THE THRESHOLD-CONTROL TERMINALS ARE OPEN. IN THIS MODE OF OPERATION, IF THE INPUT VOLTAGE GOES TO ZERO OR AN OPEN CIRCUIT CONDITION, THE OUTPUT WILL GO TO THE HIGH LEVEL REGARDLESS OF THE PREVIOUS INPUT CONDITION.


ELEMENT IDENTIFICATION #902
VENDOR IDENTIFICATION #75154

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 51B | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC $Y = \overline{AB}$

| A | B | Y |
|---|---|-------------|
| 0 | 0 | 0 ON STATE |
| 0 | 1 | 0 ON STATE |
| 1 | 0 | 0 ON STATE |
| 1 | 1 | 1 OFF STATE |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL PERIPHERAL POSITIVE AND DRIVER (ASSUMING POSITIVE LOGIC) WITH THE OUTPUT OF THE LOGIC GATES INTERNALLY CONNECTED TO THE BASES OF THE N-P-N OUTPUT TRANSISTORS. THE CIRCUIT OUTPUTS ARE OPEN COLLECTOR OUTPUTS.

TIMING DIAGRAM

ELEMENT IDENTIFICATION #805
VENDOR IDENTIFICATION #75451

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 82 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS




TRUTH TABLE
POS LOGIC $Y = \bar{A}$

| A | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |

TIMING DIAGRAM

MECHANICAL CONFIGURATION (TOP VIEW)




GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A HEX INVERTER BUFFER/DRIVER WITH OPEN COLLECTOR HIGH VOLTAGE OUTPUTS.


ELEMENT IDENTIFICATION #981
VENDOR IDENTIFICATION #7416

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |
| SHEET 53 | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE CONTAINS FOUR RESISTORS WITH THE INDICATED VALUES.

| COMPONENT | VALUE |
|-----------|---------|
| R1 | 20 OHMS |
| R2 | 20 OHMS |
| R3 | 20 OHMS |
| R4 | 20 OHMS |

THIS DEVICE IS DESIGNED FOR USE IN CONJUNCTION WITH THE DRVr DEVICE.


CIRCUIT DIAGRAM

ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # FCS




| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| SHEET 54 | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE CONTAINS 10 RESISTORS AND 2 NON-POLARIZED CAPACITORS WITH THE INDICATED VALUES.


COMPONENT VALUE

| COMPONENT | VALUE |
|-----------|---------|
| R1 | 33 OHMS |
| R2 | 22 OHMS |
| R3 | 33 OHMS |
| R4 | 22 OHMS |
| R5 | 15 OHMS |
| R6 | 33 OHMS |
| R7 | 22 OHMS |
| R8 | 33 OHMS |
| R9 | 22 OHMS |
| R10 | 15 OHMS |
| C1 | .1MFD |
| C2 | .1MFD |

THIS DEVICE IS DESIGNED FOR USE IN CONJUNCTION WITH THE RCVR DEVICE.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # FC6

CIRCUIT DIAGRAM




| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CORE IDENT | C |
| SHEET | 55 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

$C = \overline{AB}$

| A | B | C |
|---|---|---|
| 1 | 1 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 0 | 1 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A MONOLITHIC QUAD TWO INPUT NAND GATE CAPABLE OF DRIVING 8 NORMALIZED LOADS.

TIMING DIAGRAMS


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #1667

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 56 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| S | H | A |
|---|---|---|
| 1 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A MONOLITHIC QUAD TWO INPUT AMPLIFIER. CAPABLE OF DRIVING 8 NORMALIZED LOADS.

TIMING DIAGRAM


ELEMENT IDENTIFICATION
VENDOR IDENTIFICATION # 1669

| | | | |
|----------------------|------------|----------|-----|
| KEY TO LOGIC SYMBOLS | CODE IDENT | DWG NO | REV |
| | C | 95387500 | A |
| | | SHEET 57 | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| CHIP ENABLE | READ/WRITE | OPERATION | OUTPUT |
|-------------|------------|-----------|-----------------------|
| 0 | 0 | WRITE | LOGICAL 1 STATE |
| 0 | 1 | READ | LOGICAL 1 STATE |
| 1 | X | HOLD | HIGH RESISTANCE STATE |

X = IRRELEVANT

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION



THIS DEVICE IS A HIGH-SPEED, FULLY DECODED, MONOLITHIC 1024-BIT RANDOM ACCESS MEMORY IN A 1024 WORD BY 1 ORGANIZATION. THIS DEVICE FEATURES ON CHIP ADDRESS DECODING, ONE CHIP SELECT, ONE READ-WRITE ENABLE AND TRI-STATE OUTPUT CAPABILITY.

READ OPERATION
THE MEMORY IS ADDRESSED THROUGH THE A0-A9 INPUTS WHICH SELECT ONE OF THE 1024 WORDS. THE CHIP IS ENABLED BY PLACING THE CHIP ENABLE TO LOGICAL 0. IF THE READ-WRITE ENABLE IS AT A LOGICAL 1, THE STORED BIT IS READ OUT OF DATA OUT.

WRITE OPERATION
THE MEMORY IS ADDRESSED THROUGH THE A0-A9 INPUTS, WHICH SELECT ONE OF THE 1024 WORDS. THE CHIP IS ENABLED BY PLACING THE CHIP ENABLE AT A LOGICAL 0. IF THE READ-WRITE ENABLE IS AT A LOGICAL 0, THE DATA ON TERMINAL DATA-IN IS WRITTEN INTO THE ADDRESSED WORD WHEN READ-WRITE ENABLE RETURNS TO A LOGICAL 1. THE INFORMATION THAT WAS WRITTEN IS NOW READ OUT.

ELEMENT IDENTIFICATION #772
VENDOR IDENTIFICATION #2102

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET STA | |
| KEY TO LOGIC SYMBOLS | |
| | |




TRUTH TABLE
POS-LOGIC

| RECIRCULATE | INPUT | FUNCTION |
|-------------|-------|--------------|
| 1 | 0 | RECIRCULATE |
| 1 | 1 | RECIRCULATE |
| 0 | 0 | 0 IS WRITTEN |
| 0 | 1 | 1 IS WRITTEN |

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A HEX 32 BIT RECIRCULATING STATIC SHIFT REGISTER FEATURING SINGLE ENDED (BARE DRAIN) BUFFERS, NO OUTPUT LOAD IMPEDANCE. IT CONSISTS OF SIX SECTIONS WITH COMMON CLOCK AND RECIRCULATE CONTROL.

TIMING DIAGRAM (TYPICAL 4 BIT SEQUENCE)




ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #2518

WRITE CYCLE
THE POSITIVE EDGE OF THE REC CONTROL IS COINCIDENT WITH THE NEG GOING CLOCK EDGE. THE OUTPUT ENABLE CONTROL MAY BE 1 OR 0 IF=1 PREVIOUS DATA WILL BE READ AND THE 1ST BIT WILL BE READ AFTER THE FOURTH RISING CLOCK EDGE.


RECIRCULATE CYCLE
DATA RECIRCULATES WHILE THE RECIRCULATE CONTROL IS 0 NEW INPUT DATA IS IGNORED. OUTPUT DATA IS READ OUT DURING THIS TIME.

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 58 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC


GENERAL OPERATIONAL DESCRIPTION

THE TMS 3113 JC/NC IS A STATIC ACCUMULATOR CONSISTING OF TWO SEPERATE STATIC SHIFT REGISTERS WITH INDEPENDENT INPUT AND OUTPUT TERMINALS AND LOGIC FOR LOADING OR RECIRCULATING INFORMATION. THE TWO SHIFT REGISTERS ARE 13 BIT DEVICES.

A SINGLE CLOCK IS REQUIRED FOR OPERATION. THE CLOCK AND ALL INPUTS CAN BE DRIVEN DIRECTLY FROM DTL/TTL LOGIC LEVELS AND EACH REGISTER OUTPUT CAN DRIVE DTL/TTL CIRCUITS. THREE CLOCKS ARE GENERATED INTERNALLY. CROSS-COUPLED FLIP-FLOPS ARE USED TO IMPLEMENT EACH BIT OF DELAY AND ENABLE DATA TO BE STORED INDEFINITELY BETWEEN CLOCK PULSES. THIS DEVICE IS CAPABLE OF OPERATION FROM DC TO 2 MEGAHERTZ.

TRANSFERRING DATA INTO THE REGISTER IS ACCOMPLISHED WHEN THE CLOCK AND RECIRCULATE CONTROL ARE AT LOGIC 0. FOR LONG-TERM DATA STORAGE THE CLOCK MUST BE HELD AT A LOGIC 1. RECIRCULATE OCCURS WHEN THE RECIRCULATE CONTROL IS A LOGIC 1. OUTPUT DATA APPEARS ON THE 0-TO-1 TRANSITION OF THE CLOCK PULSE.


TIMING DIAGRAM




ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #TMS 3113

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET NO | 1 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE
POS LOGIC

GENERAL OPERATIONAL DESCRIPTION

DATA IS TRANSFERRED INTO THE SHIFT REGISTER WHILE THE RECIRCULATE CONTROL IS AT A LOGIC HIGH LEVEL. OUTPUT DATA IS AVAILABLE IN THE RECIRCULATE MODE. RECIRCULATE OCCURS WHEN RECIRCULATE CONTROL IS AT A LOW LEVEL.

TRANSFER OF DATA INTO THE SHIFT REGISTER IS COMPLETED ON THE LOW-TO-HIGH TRANSITION OF THE CLOCK. DATA IS EXTRACTED FROM THE SHIFT REGISTER ON THE LOW-TO-HIGH TRANSITION OF RECIRCULATE. FOR LONG-TERM DATA STORAGE, THE CLOCK MUST BE MAINTAINED AT A LOGIC HIGH. MAXIMUM SPEED OF OPERATION IS 2.5 MEGAHERTZ


TIMING DIAGRAM




ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #TMS 3132

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 60 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE CONTAINS FOUR INDEPENDENT OPERATIONAL AMPLIFIERS THAT ARE INTERNALLY COMPENSATED FOR SINGLE POSITIVE POWER SUPPLY APPLICATIONS. LOW LEVEL DIFFERENTIAL INPUTS ARE CONVERTED TO SINGLE-ENDED HIGH LEVEL OUTPUTS.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #3401

| | |
|-------------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| (P) | |
| SHEET 61 | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE
POS-LOGIC

GENERAL OPERATIONAL DESCRIPTION

THIS INTEGRATED CIRCUIT IS A HIGH-SPEED FULLY DECODED MOS 12x228-BIT READ ONLY MEMORY IN A 1024 WORD X 12 ORGANIZATION. THIS DEVICE FEATURES ON CHIP ADDRESS DECODING, ONE CHIP ENABLE, AND OPEN DRAIN OUTPUT. (NO OUTPUT LOAD IMPEDANCE).

READ OPERATION
THE MEMORY IS ADDRESSED THROUGH THE A1-A10 INPUTS WHICH SELECTS ONE OF THE 1024 WORDS. THE CHIP IS ENABLED BY PLACING THE CHIP ENABLE TO A LOGICAL 1. WHEN THE ENABLE = LOGICAL 0, THEN THE DEVICE IS DISABLED, AND THE OUTPUT ARE IN THE LOW STATE.


TIMING DIAGRAM




ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #MM5212

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 62 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

MEMORY READING

TO READ THE MEMORY, BOTH CHIP ENABLE INPUTS ARE HELD LOW. THE OUTPUTS THEN CORRESPOND TO THE DATA PROGRAMMED IN THE SELECTED WORD. WITH EITHER OR BOTH OF THE CHIP ENABLE INPUTS HIGH, ALL OUTPUTS ARE FLOATING.

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A HIGH SPEED ELECTRICALLY PROGRAMMABLE FULLY DECODED TTL BIPOLAR 1024 BIT "READ ONLY" MEMORIES ORGANIZED AS 256 WORDS BY 4 BITS. THE DEVICE ALSO PROVIDES ON CHIP ADDRESS DECODING TWO CHIP ENABLE INPUTS AND UNCOMMITTED COLLECTOR OUTPUTS, WHICH ALLOW SIMPLIFIED MEMORY EXPANSION. THIS MEMORY IS FABRICATED WITH ALL LOGIC LEVEL ZEROS (LOW). LOGIC LEVEL ONES (HIGH) CAN BE ELECTRICALLY PROGRAMMED IN SELECTED BIT LOCATIONS. THE SAME ADDRESS INPUTS ARE USED FOR BOTH PROGRAMMING AND READING.


PROGRAMMING

A LOGIC ONE CAN BE PERMANENTLY PROGRAMMED INTO A SELECTED BIT LOCATION USING SPECIAL EQUIPMENT.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #IM5603

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 03 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL / APPLICATION PIN:




10 LEAD METAL CAN SYMBOL




14 PIN DIP SYMBOL

MECHANICAL CONFIGURATION (TOP VIEW)
(T0100)



NOTE-- PIN 5 IS CONNECTED TO THE CASE

MECHANICAL CONFIGURATION (TOP VIEW)
(T0116)



TRUTH TABLE
POS-LOGIC

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A VOLTAGE REGULATOR DESIGNED PRIMARILY FOR SERIES REGULATOR APPLICATIONS. BY ITSELF, IT WILL SUPPLY OUTPUT CURRENTS UP TO 150MA. BUT EXTERNAL TRANSISTORS CAN BE ADDED TO PROVIDE ANY DESIRED LOAD CURRENT. THE CIRCUIT FEATURES LOW STANDBY CURRENT DRAIN, AND PROVISION IS MADE FOR EITHER LINEAR OR FOLDBACK CURRENT LIMITING.


CHARACTERISTICS ARE

1. 150MA OUTPUT CURRENT WITHOUT EXTERNAL PASS TRANSISTOR
2. OUTPUT CURRENTS IN EXCESS OF 10A POSSIBLE BY ADDING EXTERNAL TRANSISTORS.
3. MAX INPUT VOLTAGE = 40 VOLTS
4. OUTPUT VOLTAGE ADJUSTABLE FROM 2VOLTS TO 37VOLTS
5. MAY BE USED AS EITHER A LINEAR OR A SWITCHING REGULATOR.


ELEMENT IDENTIFICATION # 334 (T0116 ONLY)
VENDOR IDENTIFICATION #723C (T0116 & T0100)

| | |
|----------------------|----------|
| REV | EL |
| SWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 64 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



| | |
|----------------------|----------|
| REV | A |
| QDC NO | 95387500 |
| CODE IDENT | C |
| SHEET | 65 |
| KEY TO LOGIC SYMBOLS | |
| | |

TRUTH TABLE
POS LOGIC Y=A

| A | Y |
|---|---|
| 1 | 1 |
| 0 | 0 |


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A TTL HEX BUFFER/DRIVER WITH OPEN COLLECTOR HIGH VOLTAGE OUTPUTS


TIMING DIAGRAM

ELEMENT IDENTIFICATION #227
VENDOR IDENTIFICATION #7407

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y = \overline{A}$

| A | Y |
|---|---|
| 1 | 0 |
| 0 | 1 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A TTL HEX-SCHMIDT TRIGGER POSITIVE INVERTER WITH TOTEM-POLE OUTPUTS.
POSITIVE THRESHOLD=1.5V
NEGATIVE THRESHOLD=1.1V

TIMING DIAGRAM


ELEMENT IDENTIFICATION #843
VENDOR IDENTIFICATION # 7414

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 66 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET | 67 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |

TRUTH TABLE
POS-LOGIC Y=A

| A | Y |
|---|---|
| 1 | 1 |
| 0 | 0 |


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A TTL HEX BUFFER/DRIVER WITH OPEN COLLECTOR HIGH-VOLTAGE OUTPUTS.


TIMING DIAGRAM

ELEMENT IDENTIFICATION #868
VENDOR IDENTIFICATION #7412

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y=A+B$

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

GENERAL OPERATIONAL DESCRIPTION



THIS DEVICE IS A QUADRUPLE 2 INPUT TTL POSITIVE OR GATE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #218
VENDOR IDENTIFICATION #7432

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 68 |
| KEY TO LOGIC SYMBOLS | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC $Y = (AB) + (CD) + (EF) + (GH)$

| A | B | C | D | E | F | G | H | Y |
|---|---|---|---|---|---|---|---|---|
| 0 | X | 0 | X | 0 | X | 0 | X | 1 |
| X | 0 | X | 0 | X | 0 | X | 0 | 1 |
| 1 | 1 | X | X | X | X | X | X | 0 |
| X | X | 1 | 1 | X | X | X | X | 0 |
| X | X | X | X | 1 | 1 | X | X | 0 |
| X | X | X | X | X | X | 1 | 1 | 0 |

ETCETRA

X= IRRELEVANT

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A 4 WIDE 2-INPUT TTL AND-OR-INVERT GATE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION
VENDOR IDENTIFICATION #7454

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET | 68 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| COUNT | OUTPUT | | | |
|-------|--------|---|---|---|
| | D | C | B | A |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 1 | 0 | 0 | 0 |
| 7 | 1 | 0 | 0 | 1 |
| 8 | 1 | 0 | 1 | 0 |
| 9 | 1 | 0 | 1 | 1 |
| 10 | 1 | 1 | 0 | 0 |
| 11 | 1 | 1 | 0 | 1 |

NOTES

- OUTPUT A CONNECTED TO INPUT B
- TO RESET ALL OUTPUTS TO LOGICAL 0 BOTH $R_{0(1)}$ AND $R_{0(2)}$ INPUTS MUST BE AT LOGICAL 1
- EITHER (OR) BOTH RESET INPUTS $R_{0(1)}$ AND $R_{0(2)}$ MUST BE AT A LOGICAL 0 COUNT

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION


THIS HIGH SPEED MONOLITHIC 4 BIT BINARY COUNTER CONSISTS OF FOUR MASTER SLAVE FLIP-FLOPS WHICH ARE INTERNALLY CONNECTED TO PROVIDE A DIVIDE BY TWO COUNTER AND A DIVIDE BY 6 COUNTER. A GATED DIRECT RESET LINE IS PROVIDED WHICH INHIBITS THE COUNT INPUTS AND SIMULTANEOUSLY RETURNS THE FOUR FLIP-FLOP OUTPUTS TO A LOGICAL 0. AS THE OUTPUT FROM FLIP-FLOP A IS NOT INTERNALLY CONNECTED TO THE SUCCEEDING FLIP-FLOPS THE COUNTER MAY BE OPERATED IN TWO INDEPENDENT MODES

- WHEN USED AS A DIVIDE-BY-TWELVE COUNTER, OUTPUT A MUST BE EXTERNALLY CONNECTED TO INPUT BC. THE INPUT COUNT PULSES ARE APPLIED TO INPUT A. SIMULTANEOUS DIVISIONS OF 2, 6, AND 12 ARE PERFORMED AT THE A, C, AND D OUTPUTS AS SHOWN IN THE TRUTH TABLE.
- WHEN USED AS A DIVIDE-BY-SIX COUNTER, THE INPUT COUNT PULSES ARE APPLIED TO INPUT BC. SIMULTANEOUSLY, FREQUENCY DIVISIONS OF 3 AND 6 ARE AVAILABLE AT THE C AND D OUTPUTS. INDEPENDENT USE OF FLIP-FLOP A IS AVAILABLE IF THE RESULT FUNCTION COINCIDES WITH RESET OF THE DIVIDE-BY-SIX COUNTER.


ELEMENT IDENTIFICATION #548
VENDOR IDENTIFICATION #7492

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 88A |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

POS LOGIC Y=A
 OUTPUT IS OFF (HIGH IMPEDANCE STATE)
 WHEN C IS HIGH

| A | C | Y |
|---|---|-----|
| 1 | 0 | 1 |
| 1 | 1 | OFF |
| 0 | 0 | 0 |
| 0 | 1 | OFF |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A QUADRUPEL TTL BUSS BUFFER GATE
 WITH THREE-STATE OUTPUTS.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #216
 VENDOR IDENTIFICATION #74125

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 7/8 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| INPUT | | | | OUTPUT | | | | | | | | | | | | | | | |
|-------|----|---|-------|--------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|
| G1 | G2 | D | C B A | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| L | L | L | L L L | L | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| L | L | L | L L L | H | L | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| L | L | L | L H L | H | H | L | H | H | H | H | H | H | H | H | H | H | H | H | H |
| L | L | L | L H H | H | H | H | L | H | H | H | H | H | H | H | H | H | H | H | H |
| L | L | L | H L L | H | H | H | H | L | H | H | H | H | H | H | H | H | H | H | H |
| L | L | L | H L H | H | H | H | H | H | L | H | H | H | H | H | H | H | H | H | H |
| L | L | L | H H L | H | H | H | H | H | L | H | H | H | H | H | H | H | H | H | H |
| L | L | L | H H H | H | H | H | H | H | H | L | H | H | H | H | H | H | H | H | H |
| L | L | H | L L L | H | H | H | H | H | H | L | H | H | H | H | H | H | H | H | H |
| L | L | H | L L H | H | H | H | H | H | H | H | L | H | H | H | H | H | H | H | H |
| L | L | H | L H L | H | H | H | H | H | H | H | L | H | H | H | H | H | H | H | H |
| L | L | H | L H H | H | H | H | H | H | H | H | H | L | H | H | H | H | H | H | H |
| L | L | H | H L L | H | H | H | H | H | H | H | H | H | L | H | H | H | H | H | H |
| L | L | H | H L H | H | H | H | H | H | H | H | H | H | H | L | H | H | H | H | H |
| L | L | H | H H L | H | H | H | H | H | H | H | H | H | H | H | L | H | H | H | H |
| L | L | H | H H H | H | H | H | H | H | H | H | H | H | H | H | H | L | H | H | H |
| L | H | X | X X X | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| H | L | X | X X X | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |
| H | H | X | X X X | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H |

- NOTES
 1. H = HIGH
 2. L = LOW
 3. X = IRRELEVANT

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THIS MONOLITHIC 4-LINE-TO-16-LINE DECODER UTILIZES TTL CIRCUITRY TO DECODE FOUR BINARY-CODED INPUTS INTO ONE OF SIXTEEN MUTUALLY EXCLUSIVE OUTPUTS WHEN BOTH THE STROBE INPUTS G1 AND G2 ARE LOW. THE DEMULTIPLEXING FUNCTION IS PERFORMED BY USING THE 4 INPUT LINES TO ADDRESS THE OUTPUT LINE. PASSING DATA FROM ONE OF THE STROBE INPUTS WITH THE OTHER STROBE INPUT LOW. WHEN EITHER STROBE INPUT IS HIGH, ALL OUTPUTS ARE HIGH.


ELEMENT IDENTIFICATION #167
 VENDDR IDENTIFICATION #74154

REV A
 DWG NO C 95387500
 SHEET 71
 KEY TO LOGIC SYMBOLS

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| INPUTS | | | | OUTPUTS |
|----------|----------|--------|--------|---------|
| STROBE G | SELECT S | DATA A | DATA B | Y |
| H | X | X | X | H |
| L | L | L | X | H |
| L | L | H | X | L |
| L | H | X | L | H |
| L | H | X | H | L |

H = HIGH
L = LOW
X = IRRELEVANT

GENERAL OPERATIONAL DESCRIPTION

THIS TTL DEVICE IS A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR / MULTIPLEXER CONSISTING OF FOUR MULTIPLEXING CIRCUITS WITH COMMON SELECT AND ENABLE LOGIC. EACH CIRCUIT CONTAINS TWO INPUTS AND ONE OUTPUT.


THIS DEVICE HAS THE ABILITY TO SELECT FOUR BITS OF DATA FROM EITHER OF TWO SOURCES AND WILL PRESENT INVERTED DATA (WITH RESPECT TO THE INPUTS) AT EACH OUTPUT, WITH A MINIMIZED PROPAGATION DELAY.

ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #74LS158


TIMING DIAGRAM

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET 72 | |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE
POS-LOGIC SEE DESCRIPTION

GENERAL OPERATIONAL DESCRIPTION

THE SN74165 IS AN 8 BIT SERIAL SHIFT REGISTER THAT SHIFTS THE DATA TO THE OUTPUT WHEN CLOCKED. PARALLEL-INPUT ACCESS TO EACH STAGE IS MADE AVAILABLE BY EIGHT INDIVIDUAL DIRECT DATA INPUTS WHICH ARE ENABLED BY A LOW LEVEL AT THE SHIFT/LOAD INPUT. THIS REGISTER ALSO HAS GATED CLOCK INPUTS AND COMPLEMENTARY OUTPUTS FROM THE EIGHTH BIT.


CLOCKING IS ACCOMPLISHED THROUGH A TWO INPUT POSITIVE-NOR GATE PERMITTING ONE INPUT TO BE USED AS A CLOCK-INHIBIT FUNCTION. HOLDING EITHER OF THE CLOCK INPUTS HIGH INHIBITS CLOCKING AND HOLDING EITHER CLOCK INPUT LOW WITH THE LOAD INPUT HIGH ENABLES THE OTHER CLOCK INPUT. THE CLOCK-INHIBIT INPUT SHOULD BE CHANGED TO THE HIGH ONLY WHILE THE CLOCK INPUT IS HIGH. PARALLEL LOADING IS INHIBITED AS LONG AS THE LOAD INPUT IS HIGH. WHEN TAKEN LOW, DATA AT THE PARALLEL INPUTS ARE LOADED DIRECTLY INTO THE REGISTER INDEPENDENTLY OF THE STATE OF THE CLOCK. MAXIMUM INPUT CLOCK FREQUENCY IS 20 MEGAHERTZ.




ELEMENT IDENTIFICATION #547
VENDOR IDENTIFICATION #74165

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 73 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| CLEAR | CLOCK | INPUT | | | DATA D | OUTPUT Q |
|-------|-------|-------------|----|--------|----------------|----------|
| | | DATA ENABLE | | DATA D | | |
| | | G1 | G2 | | | |
| H | X | X | X | X | L | |
| L | L | X | X | X | Q ₀ | |
| L | ↑ | H | X | X | Q ₀ | |
| L | ↑ | X | H | X | Q ₀ | |
| L | ↑ | L | L | L | Q ₀ | |
| L | ↑ | L | L | H | H | |

WHEN EITHER M OR N (OR BOTH) IS (ARE) HIGH THE OUTPUT IS DISABLED TO THE HIGH-IMPEDANCE STATE HOWEVER SEQUENTIAL OPERATION OF THE FLIP-FLOP IS NOT AFFECTED.

1. H=HIGH LEVEL (STEADY STATE)=1
2. L=LOW LEVEL (STEADY STATE)=0
3. ↑=LOW-TO-HIGH-LEVEL TRANSITION
4. X=IRRELEVANT (ANY INPUT INCLUDING TRANSITION)
5. Q₀=THE LEVEL OF Q BEFORE THE INDICATED STEADY-STATE INPUT CONDITIONS WERE ESTABLISHED.

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION

THIS 4-BIT REGISTER INCLUDES D-TYPE FLIP-FLOPS FEATURING TOTEM-POLE THREE-STATE OUTPUTS CAPABLE OF DRIVING HIGHLYCAPACITIVE OR RELATIVELY LOW-IMPEDANCE LOADS. THE HIGH-IMPEDANCE THIRD STATE AND INCREASED HIGH-LOGIC-LEVEL DRIVE PROVIDE THESE FLIP-FLOPS WITH THE CAPABILITY OF BEING CONNECTED DIRECTLY TO AND DRIVING THE BUS LINES IN A BUS-ORGANIZED SYSTEM WITHOUT NEED FOR INTERFACE OR PULL-UP COMPONENTS.

GATED ENABLE INPUTS ARE PROVIDED FOR CONTROLLING THE ENTRY OF DATA INTO THE FLIP-FLOPS. WHEN BOTH DATA-ENABLE INPUTS ARE LOW, DATA AT THE D INPUTS ARE LOADED INTO THEIR RESPECTIVE FLIP-FLOP ON THE NEXT POSITIVE TRANSITION OF THE BUFFERED CLOCK INPUT. GATE OUTPUT CONTROL INPUTS ARE ALSO PROVIDED. WHEN BOTH ARE LOW, THE NORMAL LOGIC STATES (HIGH OR LOW LEVEL) OF THE FOUR OUTPUTS ARE AVAILABLE FOR DRIVING THE LOADS OR BUS LINES. THE OUTPUTS ARE DISABLED INDEPENDENTLY FROM THE LEVEL OF THE CLOCK BY A HIGH LOGIC LEVEL AT EITHER OUTPUT CONTROL INPUT. THE OUTPUTS THEN PRESENT A HIGH IMPEDANCE AND NEITHER LOAD NOR DRIVE THE BUS LINE.

ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #74173

KEY TO LOGIC SYMBOLS


95387500 A

DWG NO 95387500 A

CODE IDENT C


SHEET 74

SYMBOL/APPLICATIONS/PINS



NOTE C_X AND R_X ARE EXTERNAL COMPONENTS.

MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE
POS-LOGIC

| INPUTS | | OUTPUT | |
|--------|-------|--------|-------|
| CLR | A1 B1 | O | O-bar |
| L | X X | L | H |
| X | H X | L | H |
| X | X L | L | H |
| H | L ↑ | H | H |
| H | ↓ H | H | H |

NOTES

- H = HIGH LEVEL (STEADY STATE)
- L = LOW LEVEL (STEADY STATE)
- ↑ = TRANSITION FROM LOW TO HIGH
- ↓ = TRANSITION FROM HIGH TO LOW
- ⌊ = ONE HIGH-LEVEL PULSE
- ⌋ = ONE LOW-LEVEL PULSE
- X = IRRELEVANT
- LOW INPUT TO CLEAR RESETS O LOW AND O HIGH REGARDLESS OF D-C LEVELS AT A OR B INPUT.

TIMING DIAGRAM



GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DUAL MONOLITHIC MULTIVIBRATOR WITH A NEGATIVE-TRANSITION-TRIGGERED INPUT AND A POSITIVE-TRANSITION-TRIGGERED INPUT EITHER OF WHICH CAN BE USED AS AN INHIBIT INPUT. PULSE TRIGGERING OCCURS AT A PARTICULAR VOLTAGE LEVEL AND IS NOT DIRECTLY RELATED TO THE TRANSITION TIME OF THE INPUT PULSE. SCHMITT-TRIGGER INPUT CIRCUITRY (TTL HYSTERESIS) FOR B INPUT ALLOWS JITTER-FREE TRIGGERING FROM INPUTS WITH TRANSITION RATES AS SLOW AS 1 VOLT/SECOND.

ONCE FIRED, THE OUTPUTS ARE INDEPENDENT OF FURTHER TRANSITIONS OF THE A AND B INPUTS AND ARE A FUNCTION OF THE TIMING COMPONENTS, OR THE OUTPUT PULSES CAN BE TERMINATED BY THE OVERRIDING CLEAR.

INPUT PULSES MAY BE OF ANY DURATION RELATIVE TO THE OUTPUT PULSE. OUTPUT PULSE LENGTH MAY BE VARIED FROM 35 NANoseconds TO 28 SECONDS BY CHOOSING THE APPROPRIATE TIMING COMPONENTS. WITH R_X = 2K OHMS AND C_X = 0 AN OUTPUT PULSE OF 30 NANoseconds IS TYPICALLY ACHIEVED. X OUTPUT PULSE RISE AND FALL TIMES ARE TTL COMPATIBLE AND INDEPENDENT OF PULSE LENGTH. THE NOMINAL OUTPUT PULSE WIDTH IS DEFINED BY THE FOLLOWING EQUATION

$$T = C_X \times R_X \times \log_e 2$$

WHERE C_X = VALUE OF TIMING CAPACITOR


R_X = VALUE OF TIMING RESISTOR

T = VALUE OF OUTPUT PULSE WIDTH


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # 74221

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 75 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y=A+B$

| A | B | Y | |
|---|---|---|-----------|
| 0 | 0 | 0 | ON STATE |
| 0 | 1 | 1 | OFF STATE |
| 1 | 0 | 1 | OFF STATE |
| 1 | 1 | 1 | OFF STATE |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL PERIPHERAL POSITIVE OR DRIVER (ASSUMING POSITIVE LOGIC) WITH THE OUTPUT OF THE LOGIC GATES INTERNALLY CONNECTED TO THE BASES OF THE N-P-N OUTPUT TRANSISTORS. THE CIRCUIT OUTPUT ARE OPEN COLLECTOR OUTPUTS.

TIMING DIAGRAM



ELEMENT IDENTIFICATION #927
VENDOR IDENTIFICATION # 75453

| | | |
|----------------------|----------|---|
| REV | 95387500 | A |
| | 95387500 | |
| QWIC NO | C | |
| CODE IDENT | | |
| KEY TO LOGIC SYMBOLS | | |
| ⊕ | | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (BOTTOM VIEW)



| CHARACTERISTIC | SYMBOL | MIN | TYP | MAX | UNIT |
|--|-------------------------|------|-----------|------------|----------------------|
| OUTPUT VOLTAGE ($T_J = +25^\circ\text{C}$) | V_O | 11.5 | 12 | 12.5 | VDC |
| INPUT REGULATION ($T_J = +25^\circ\text{C}$, $I_O = 100\text{mA}$) $14.5\text{VDC} \leq V_{IN} \leq 30\text{VDC}$ $16\text{VDC} \leq V_{IN} \leq 22\text{VDC}$ ($T_J = +25^\circ\text{C}$, $I_O = 500\text{mA}$) $14.5\text{VDC} \leq V_{IN} \leq 30\text{VDC}$ $16\text{VDC} \leq V_{IN} \leq 22\text{VDC}$ | REG_{IN} | | 13 6.0 | 120 60 | MV |
| LOAD REGULATION $T_J = +25^\circ\text{C}$ $5.0\text{mA} \leq I_O \leq 1.5\text{A}$ $250\text{mA} \leq I_O \leq 750\text{mA}$ | REG_{LOAD} | | 46 17 | 240 120 | MV |
| OUTPUT VOLTAGE $14.5\text{VDC} \leq V_{IN} \leq 27\text{VDC}$ $5.0\text{mA} \leq I_O \leq 1.0\text{A}$, $P \leq 15\text{W}$ | | 11.4 | | 12.6 | VDC |
| QUIESCENT CURRENT ($T_J = +25^\circ\text{C}$) | I_B | | 4.4 | 8.0 | MA |
| QUIESCENT CURRENT CHG $14.5\text{VDC} \leq V_{IN} \leq 30\text{VDC}$ $5.0\text{mA} \leq I_O \leq 1.5\text{MA}$ | ΔI_B | | | 1.0 0.5 | MA |
| OUTPUT NOISE VOLTAGE ($T_J = +25^\circ\text{C}$) ($10\text{HZ} \leq F \leq 100\text{HZ}$) | V_N | | 75 | | UV |
| LONG-TERM STABILITY | $\Delta V_O / \Delta T$ | | | 48 | MV 1.0K HRS |
| RIPPLE REJECTION $I_O = 20\text{MA}$, $F = 120\text{HZ}$ | RR | | 61 | | DB |
| INPUT-OUTPUT VOLTAGE DIFFERENTIAL $I_O = 1.0\text{A}$, $T_J = +25^\circ\text{C}$ | $V_{IN} - V_O$ | | 2.0 | | VDC |
| AVG. TEM. COEF. OF OUTPUT VOLTAGE $I_O = 5.0\text{MA}$ $0^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ | TCV_O | | -1.0 | | MV/ $^\circ\text{C}$ |


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A THREE-TERMINAL POSITIVE VOLTAGE REGULATORS FOR A WIDE VARIETY OF APPLICATIONS INCLUDING LOCAL, ON-CARD REGULATION, AVAILABLE IN SEVEN FIXED OUTPUT VOLTAGE OPTIONS FROM 5.0 TO 24 VOLTS. THESE REGULATORS EMPLOY INTERNAL CURRENT LIMITING, THERMAL SHUTDOWN, AND SAFE AREA COMPENSATION MAKING THEM ESSENTIALLY BLOW-OUT PROOF. WITH ADEQUATE HEATSINKING THEY CAN DELIVER OUTPUT CURRENTS IN EXCESS OF 1.0 AMPERE.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # 7812

| | | |
|------------|----------------------|-----------|
| REV | 95387500 | A |
| QWC NO | C | SHEET 78A |
| CODE IDENT | KEY TO LOGIC SYMBOLS | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (BOTTOM VIEW)



KEY TO LOGIC SYMBOLS
 DWG NO 95387500 A
 CODE IDENT C
 SHEET 77


| CHARACTERISTIC | SYMBOL | MIN | TYP | MAX | UNIT |
|--|-------------------------|-------|-----------|------------|----------------------|
| OUTPUT VOLTAGE ($T_J = +25^\circ\text{C}$) | V_O | -11.5 | -12 | -12.5 | VDC |
| INPUT REGULATION ($T_J = +25^\circ\text{C}$, $I_O = 100\text{mA}$) -14.5VDC $\geq V_{IN} \geq 30\text{VDC}$ -16VDC $\geq V_{IN} \geq 22\text{VDC}$ ($T_J = +25^\circ\text{C}$, $I_O = 500\text{mA}$) -14.5VDC $\geq V_{IN} \geq 30\text{VDC}$ -16VDC $\geq V_{IN} \geq 22\text{VDC}$ | REG IN | | 13 6.0 | 120 60 | MV |
| LOAD REGULATION $T_J = +25^\circ\text{C}$ $5.0\text{mA} \leq I_O \leq 1.5\text{A}$ $250\text{mA} \leq I_O \leq 750\text{mA}$ | REG LOAD | | 46 17 | 240 120 | MV |
| OUTPUT VOLTAGE -14.5VDC $\geq V_{IN} \geq 27\text{VDC}$ $5.0\text{mA} \leq I_O \leq 1.0\text{A}$, $P \leq 1\text{SH}$ | | -11.4 | | -12.6 | VDC |
| QUIESCENT CURRENT ($T_J = +25^\circ\text{C}$) | I_B | | 4.4 | 8.0 | MA |
| QUIESCENT CURRENT CHG 14.5VDC $\geq V_{IN} \geq 30\text{VDC}$ $5.0\text{mA} \leq I_O \leq 1.5\text{MA}$ | ΔI_B | | | 1.0 0.5 | MA |
| OUTPUT NOISE VOLTAGE ($T_J = +25^\circ\text{C}$) ($10\text{HZ} \leq F \leq 100\text{HZ}$) | V_N | | 75 | | UV |
| LONG-TERM STABILITY | $\Delta V_O / \Delta T$ | | | 48 | MV 1.0K HRS |
| RIPPLE REJECTION $I_O = 20\text{MA}$, $F = 120\text{HZ}$ | RR | | 61 | | DB |
| INPUT-OUTPUT VOLTAGE DIFFERENTIAL $I_O = 1.0\text{A}$, $T_J = +25^\circ\text{C}$ | $V_{IN} - V_O$ | | 2.8 | | VDC |
| AVG. TEM. COEF. OF OUTPUT VOLTAGE $I_O = 5.0\text{MA}$ $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ | TCV_O | | -1.8 | | MV/ $^\circ\text{C}$ |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A THREE-TERMINAL NEGATIVE VOLTAGE REGULATORS FOR A WIDE VARIETY OF APPLICATIONS INCLUDING LOCAL, ON-CARD REGULATION, AVAILABLE IN NINE FIXED OUTPUT VOLTAGE OPTIONS FROM -2.0 TO -24.0 VOLTS, THESE REGULATORS EMPLOY INTERNAL CURRENT LIMITING, THERMAL SHUTDOWN, AND SAFE AREA COMPENSATION- MAKING THEM ESSENTIALLY BLOW-OUT PROOF. WITH ADEQUATE HEATSINKING THEY CAN DELIVER OUTPUT CURRENTS IN EXCESS OF 1.0 AMPERE.

ELEMENT IDENTIFICATION #354G
VENDOR IDENTIFICATION #7912

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE
POS-LOGIC

| INPUTS | | OUTPUTS | |
|---------|---------|---------|--------|
| 4 10 | 1 13 | 3 11 | 6 8 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |
| 0 | X | X | 1 |

X = IRRELEVANT

TIMING DIAGRAM




GENERAL OPERATIONAL DESCRIPTION

THESE DEVICES ARE DIGITAL LINE RECEIVERS WITH TWO COMPLETELY INDEPENDENT UNITS FABRICATED ON A SINGLE SILICON CHIP. THEY HAVE A DIFFERENTIAL INPUT DESIGNED TO REJECT LARGE COMMON MODE SIGNALS WHILE RESPONDING TO SMALL DIFFERENTIAL SIGNALS. THE OUTPUT IS DIRECTLY COMPATIBLE WITH RTL, DTL, OR TTL INTEGRATED CIRCUITS. THE RESPONSE TIME CAN BE CONTROLLED WITH AN EXTERNAL CAPACITOR TO ELIMINATE NOISE SPIKES, AND THE OUTPUT STATE IS DETERMINED FOR OPEN INPUTS. TERMINATION RESISTORS FOR THE TWISTED PAIR LINE ARE ALSO INCLUDED IN THE CIRCUIT. THE TERMINATION INPUT (PINS 2 OR 12) MAY BE CONNECTED DIRECTLY TO THE INVERTING INPUTS (PINS 1 OR 13) OR MAY BE CONNECTED VIA A CAPACITOR FOR DC ISOLATION. A CAPACITOR MAY BE CONNECTED FROM THE RESPONSE TIME INPUT (PINS 5 OR 9) TO GROUND TO CONTROL THE RESPONSE TIME OF THE DEVICE.


ELEMENT IDENTIFICATION #910
VENDOR IDENTIFICATION #8820

| | |
|----------------------|----------|
| REV | F |
| DWG NO | 95387500 |
| CODE UNIT | C |
| KEY TO LOGIC SYMBOLS | |
| SHEET 78 | |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| INPUT PINS | | | | OUTPUT PINS | |
|------------|---------|---------|---------|-------------|-----------|
| 1 10 | 2 11 | 3 12 | 4 13 | AND 5 | NAND 8 |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

TIMING DIAGRAM




GENERAL OPERATIONAL DESCRIPTION

THIS IS A DUAL DIFFERENTIAL LINE DRIVER THAT ALSO PERFORMS THE DUAL FOUR-INPUT NAND OR DUAL FOUR-INPUT AND FUNCTION. THE DIFFERENTIAL OUTPUTS ARE BALANCED AND ARE DESIGNED TO DRIVE LONG LENGTHS OF COAXIAL CABLE, STRIP LINE, OR TWISTED PAIR TRANSMISSION LINES WITH CHARACTERISTIC IMPEDANCES OF 50 OHMS TO 500 OHMS.


ELEMENT IDENTIFICATION #909
VENDOR IDENTIFICATION #8830

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 79 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL DIFFERENTIAL LINE DRIVER. THE RELATIONSHIP BETWEEN THE TWO INPUTS AND TWO OUTPUTS OF EACH ELEMENT SHALL BE SUCH THAT WITH BOTH INPUTS IN A HIGH STATE, OUTPUT A IS A HIGHER POTENTIAL THAN OUTPUT B. WITH EITHER OR BOTH INPUTS IN A LOW STATE, OUTPUT B IS AT A HIGHER POTENTIAL THAN OUTPUT A. THIS DEVICE IS DESIGNED FOR USE IN CONJUNCTION WITH THE FCS DEVICE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # DRV8750

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET NO | 00 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL DIFFERENTIAL LINE RECEIVER. EACH ELEMENT SHALL HAVE TWO INPUTS AND TWO OUTPUTS SO RELATED, THAT IF INPUT A IS POSITIVE, WITH RESPECT TO INPUT B, OUTPUT A IS HIGH AND OUTPUT B IS LOW. WITH INPUT B POSITIVE WITH RESPECT TO INPUT A, OUTPUT A IS LOW AND OUTPUT B IS HIGH. THIS DEVICE IS DESIGNED FOR USE IN CONJUNCTION WITH THE FC6 DEVICE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # RCVR

| | |
|----------------------|----------|
| REV | A |
| | 95387500 |
| DWG NO | C |
| CODE IDENT | |
| SHEET 01 | |
| KEY TO LOGIC SYMBOLS | |
| (P) | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



THIS DEVICE IS A FLAT PACK MOUNTED PACKAGE

TRUTH TABLE
POS LOGIC

| A | B | C | D | E | F |
|---|---|---|---|---|---|
| 1 | X | X | X | L | H |
| X | 1 | X | X | L | H |
| X | X | 1 | X | L | H |
| X | X | X | 1 | L | H |
| 0 | 0 | 0 | 0 | H | L |

- 1 = HIGH LOGIC LEVEL
- 0 = LOW LOGIC LEVEL
- X = DON'T CARE
- L = 0.5 VOLTS BELOW OTHER OUTPUT
- H = 0.5 VOLTS ABOVE OTHER OUTPUT

TIMING DIAGRAM





GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DIFFERENTIAL PARTY LINE TRANSMITTER. AT THE OUTPUT PINS THERE IS A 0.5 VOLT DIFFERENTIAL BETWEEN THE TWO OUTPUTS.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #DPLT

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET #2 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



THIS DEVICE IS A FLAT PACK MOUNTED PACKAGE

TRUTH TABLE
POS LOGIC

| IN 1 | IN 2 | ALL OUTPUTS |
|------|------|-------------|
| L | H | 0 |
| H | L | 1 |

- L = 0.5 VOLTS BELOW OTHER INPUT
 - H = 0.5 VOLTS ABOVE OTHER INPUT
 - 0 = LOW LOGIC LEVEL
 - 1 = HIGH LOGIC LEVEL
- } DIFFERENTIAL

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DIFFERENTIAL PARTY LINE RECEIVER. A 0.5 VOLT DIFFERENTIAL SWING ON THE INPUTS WILL CAUSE A TTL LEVEL SWING ON ALL FOUR OUTPUTS. AS SHOWN IN THE TRUTH TABLE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # DPLR

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 03 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE
POS LOGIC

GENERAL OPERATIONAL DESCRIPTION

THIS CIRCUIT IS A VOLTAGE COMPARATOR. THE OUTPUT IS OPEN COLLECTOR AND TTL OR CMOS COMPATIBLE. THE INPUT VOLTAGE SENSING LEVELS ON BOTH POSITIVE AND NEGATIVE EXCURSIONS CAN BE SET BY EXTERNAL COMPONENTS. THE MAXIMUM INPUT OFFSET VOLTAGE IS 9.0 MVDC.


TIMING DIAGRAM




ELEMENT IDENTIFICATION #341
VENDOR IDENTIFICATION #LM339

| | | | |
|-------------------------|------------|------------|-------|
| KEY TO LOGIC SYMBOLS | CODE IDENT | DWG. NO. | SHEET |
| | | C 95387500 | |
| | | | |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)




| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |

TRUTH TABLE
SEE DESCRIPTION

RECEIVER
TIMING DIAGRAM



TRANSMITTER
TIMING DIAGRAM




GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER IN A SINGLE CHIP USED AS A PROGRAMMABLE MOS/LSI DEVICE FOR INTERFACING AN ASYNCHRONOUS SERIAL DATA CHANNEL OF A PERIPHERAL OR TERMINAL WITH PARALLEL DATA OF A COMPUTER OR TERMINAL. THE TRANSMITTER SECTION CONVERTS PARALLEL DATA INTO A SERIAL WORD WHICH CONTAINS THE DATA ALONG WITH START, PARITY, AND STOP BITS. THE RECEIVER SECTION CONVERTS A SERIAL WORD WITH START, DATA, PARITY, AND STOP BITS, INTO PARALLEL DATA, AND IT VERIFIES PROPER CODE TRANSMISSION BY CHECKING PARITY AND RECEIPT OF A VALID STOP BIT. BOTH THE RECEIVER AND THE TRANSMITTER ARE DOUBLE BUFFERED.


THE ARRAY IS COMPATIBLE WITH BIPOLAR LOGIC. THE ARRAY MAY BE PROGRAMMED AS FOLLOWS-- THE WORD LENGTH CAN BE EITHER 5, 6, 7, OR 8 BITS; PARITY GENERATION AND CHECKING MAY BE INHIBITED, THE PARITY MAY BE EVEN OR ODD; AND THE NUMBER OF STOP BITS MAY BE EITHER ONE OR TWO, WITH ONE AND ONE-HALF WHEN TRANSMITTING A 5 BIT CODE.

ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #TR1602A

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

| INPUTS | | OUTPUT |
|--------|---|--------|
| X | Y | Z |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL HYBRID TRANSMITTER DESIGNED FOR USE ON THE NCR MOS TRUNK. THE SUPPLY VOLTAGE (PINS 2 & 8) IS PROVIDED BY THE TRUNK. INPUTS TO THE TRANSMITTER ARE TTL COMPATIBLE, WHILE THE OUTPUT IS COMPATIBLE WITH MOS TRUNK LOGIC LEVELS.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #6-60200

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 05 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



| | | |
|----------------------|------------|----------|
| KEY TO LOGIC SYMBOLS | REV | A |
| | DWG NO | 95387500 |
| C | CODE IDENT | SHEET 87 |
| | | |

TRUTH TABLE
POS LOGIC

| INPUT X | OUTPUT Y |
|------------|-------------|
| 1 | 0 |
| 0 | 1 |


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DUAL HYBRID RECEIVER DESIGNED FOR USE ON THE NCR M05 TRUNK. THE SUPPLY VOLTAGE IS SPLIT, WITH PINS 4 & 11 BEING SUPPLIED FROM THE TRUNK AND THE REMAINDER FROM THE PERIPHERAL. INPUTS TO THE RECEIVER ARE COMPATIBLE WITH THE M05 TRUNK, WHILE ITS OUTPUTS ARE TTL COMPATIBLE AND CAPABLE OF DRIVING 10 LOADS.


TIMING DIAGRAM

ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #6-60210

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE
POS LOGIC


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A 256 WORD BY 4 BIT STATIC RANDOM ACCESS MEMORY. THE DATA IS READ OUT NONDESTRUCTIVELY AND HAS THE SAME LOGIC SENSE AS THE INPUT DATA. THE MEMORY IS FABRICATED WITH N-CHANNEL SILICON GATE TECHNOLOGY AND HAS TTL COMPATIBLE INPUTS AND OUTPUTS. THE OUTPUTS ARE THREE-STATE TO ALLOW OR-TIE CAPABILITY.

TIMING DIAGRAM
READ CYCLE



TIMING DIAGRAM
WRITE CYCLE



ELEMENT IDENTIFICATION 0700

VENDOR IDENTIFICATION 02111


8111

9111


TMS 4042

| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 08 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



| | |
|----------------------|----------|
| REV | A |
| DWG NO | 95387500 |
| SHEET | 08 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |

TRUTH TABLE
POS LOGIC

| INPUT | | OUTPUT |
|-------|---|--------|
| A | B | Y |
| L | L | H |
| L | H | L |
| H | L | L |
| H | H | H |

H = HIGH LEVEL
L = LOW LEVEL

GENERAL OPERATIONAL DESCRIPTION



THIS DEVICE IS COMPRISED OF FOUR INDEPENDENT 2-INPUT EXCLUSIVE-NOR GATE WITH OPEN-COLLECTOR OUTPUTS. THE OPEN-COLLECTOR OUTPUTS PERMIT TYING OUTPUTS TOGETHER FOR MULTIPLE-BIT COMPARISONS

TIMING DIAGRAM

ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #74LS266

SYMBOL/APPLICATION/PINS

MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

| OUTPUT CONTROL | INPUTS | | Y |
|----------------|--------|-----|---|
| | SELECT | A B | |
| H | X | X X | Z |
| L | L | L X | L |
| L | L | H X | H |
| L | H | X L | L |
| L | H | X H | H |

H = HIGH LEVEL
L = LOW LEVEL
X = IRRELEVANT
Z = HIGH IMPEDANCE (OFF)

TIMING DIAGRAM


GENERAL OPERATION DESCRIPTION

THIS DEVICE IS A QUAD 2-LINE TO 1-LINE MULTIPLEXER WITH THREE-STATE OUTPUTS THAT CAN INTERFACE DIRECTLY WITH AND DRIVE DATA LINES OF BUS-ORGANIZED SYSTEMS. WITH ALL BUT ONE OF THE COMMON OUTPUTS DISABLED (AT A HIGH-IMPEDANCE STATE) THE LOW IMPEDANCE OF THE SINGLE ENABLED OUTPUT WILL DRIVE THE BUS LINE TO A HIGH OR LOW LOGIC LEVEL. TO MINIMIZE THE POSSIBILITY THAT TWO OUTPUTS WILL ATTEMPT TO TAKE A COMMON BUS TO OPPOSITE LOGIC LEVEL, THE OUTPUT-ENABLE CIRCUITRY IS DESIGNED SUCH THAT THE OUTPUT DISABLE TIME ARE SHORTER THAN THE OUTPUT ENABLE TIMES.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #74LS257

REV I
DWG NO 95387500
CODE IDENT C
SHEET 30
KEY TO LOGIC SYMBOLS
QIP

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION

THE MC17419/MC17419C IS A HIGH SLEW-RATE INTERNALLY-COMPENSATED OPERATIONAL AMPLIFIER AND IS FUNCTIONALLY EQUIVALENT, PIN COMPATIBLE, AND POSSESSES THE SAME EASE OF USE AS THE POPULAR MC1741 CIRCUIT, YET OFFERS 20 TIMES HIGHER SLEW RATE AND POWER BANDWIDTH. THIS DEVICE IS IDEALLY SUITED FOR D TO A CONVERTERS DUE TO ITS FAST SETTLING TIME AND HIGH SLEW RATE.


FEATURES OF THE MC17419/MC17419C ARE:

- HIGH SLEW RATE-10V/MS GUARANTEED MINIMUM (FOR UNITY GAIN)
- NO FREQUENCY COMPENSATION REQUIRED
- SHORT-CIRCUIT PROTECTION
- OFFSET VOLTAGE NULL CAPABILITY
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW POWER CONSUMPTION
- NO LATCH UP


ELEMENT IDENTIFICATION # 7419
 VENDOR IDENTIFICATION # MC17419

| | | | | | | |
|----------------------|------------|---|--------|----------|-------|----|
| KEY TO LOGIC SYMBOLS | CODE IDENT | Q | DWG NO | 95387500 | REV | B |
| | | | | | SHEET | 01 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE

GENERAL OPERATIONAL DESCRIPTION

QUAD DUAL IN LINE NPN SILICON CORE DRIVER TRANSISTORS ARE DESIGNED FOR MEDIUM-CURRENT, HIGH SPEED SWITCHING AND DRIVER APPLICATIONS.


CIRCUIT DIAGRAM

ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # MP03725A
 NETWORK IDENTIFICATION #QN1




| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 02 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (BOTTOM VIEW)

TO3 TYPE



- 1. BASE
- 2. EMITTER
- 3. (CASE) COLLECTOR

TRUTH TABLE

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

DARLINGTON 20 AMPERE COMPLEMENTARY SILICON POWER TRANSISTOR IS DESIGNED FOR GENERAL PURPOSE AMPLIFIER AND LOW SPEED SWITCHING APPLICATIONS. THIS DEVICE HAS HIGH CURRENT GAIN WITH COLLECTOR EMITTER SUSTAINING VOLTAGE. IT IS A MONOLITHIC CONSTRUCTION WITH BUILT IN BASE-EMITTER SHUNT RESISTORS.


ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 2N6282 THRU 2N6284 NPN
 NETWORK IDENTIFICATION # QN3

| | |
|----------------------|----------|
| REV | B |
| | 95387500 |
| DWG NO | C |
| COR IDENT | |
| SHEET 93 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE

N/A

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DUAL-IN-LINE RESISTOR NETWORK
 ALL 15 RESISTORS IN THIS DEVICE ARE OF IDENTICAL VALUE WITH
 ONE COMMON CONNECTION. THIS VALUES SHALL BE
 DETERMINED AS PER THE DRAWING EMPLOYING THIS DEVICE.


CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 36C47
 NETWORK IDENTIFICATION # RN3

| | | |
|----------------------|---|----------|
| REV | | B |
| DWG NO | | 95387500 |
| CODE IDENT | C | SHEET #4 |
| KEY TO LOGIC SYMBOLS | | |
| | | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

TIMING DIAGRAM

GENERAL OPERATIONAL DESCRIPTION

THE MC3503 IS A QUAD OPERATIONAL AMPLIFIER WITH TRUE DIFFERENTIAL INPUTS AND THIS QUAD AMPLIFIER CAN OPERATE AT SUPPLY VOLTAGES AS LOW AS 3.0 VOLTS OR AS HIGH AS 36 VOLTS WITH QUIESCENT CURRENTS AND THE COMMON MODE INPUT RANGE INCLUDES THE NEGATIVE SUPPLY, THEREBY ELIMINATING THE NECESSITY FOR EXTERNAL BIASING COMPONENTS IN MANY APPLICATIONS. THE OUTPUT VOLTAGE RANGE ALSO INCLUDES THE NEGATIVE POWER SUPPLY VOLTAGE. THE IMPORTANT CHARACTERISTICS OF THE DEVICE ARE:


SHORT CIRCUIT PROTECTED OUTPUTS, CLASS AB OUTPUT STAGE FOR MINIMAL CROSSOVER DISTORTION, TRUE DIFFERENTIAL INPUT STAGE, SINGLE SUPPLY OPERATION: 3.0 TO 36 VOLTS, SPLIT SUPPLY OPERATION: ±1.5 TO ±18 VOLTS, LOW INPUT BIAS CURRENTS: 500 nA MAX, FOUR AMPLIFIERS PER PACKAGE INTERNALLY COMPENSATED, SIMILAR PERFORMANCE TO POPULAR MC1741.

ELEMENT IDENTIFICATION #

VENDOR IDENTIFICATION # MC3503L/MC3403PL

| | | |
|----------------------|--------|----------|
| KEY TO LOGIC SYMBOLS | REV | B |
| | DWG NO | 95387500 |
| CODE IDENT | C | SHEET 95 |
| | | |

SYMBOL/APPLICATION/PINS




TRUTH TABLE

N/A

TIMING DIAGRAM

N/A

MECHANICAL CONFIGURATION (TOP VIEW)



GENERAL OPERATIONAL DESCRIPTION

RCA-CD4066A IS A QUAD BILATERAL SWITCH INTENDED FOR THE TRANSMISSION OR MULTIPLEXING OF ANALOG OR DIGITAL SIGNALS. IT IS PIN FOR PIN COMPATIBLE WITH RCA-CD4016A, BUT INHIBITS A MUCH LOWER 'ON' RESISTANCE. IN ADDITION, THE 'ON' RESISTANCE IS RELATIVELY FIXED OVER THE FULL INPUT-SIGNAL RANGE. THE CD4066A CONSISTS OF FOUR INDEPENDENT BILATERAL SWITCHES. A SINGLE CONTROL SIGNAL IS REQUIRED PER SWITCH. BOTH THE 'P' AND THE 'N' DEVICE IN A GIVEN SWITCH ARE BIASED 'ON' OR 'OFF' BY THE CONTROL SIGNAL. THE WELL OF THE 'N' CHANNEL DEVICE ON EACH SWITCH IS EITHER TIED TO THE INPUT WHEN THE SWITCH IS ON OR VSS WHEN THE SWITCH IS 'OFF'. THIS CONFIGURATION ELIMINATES THE VARIATION OF THE SWITCH TRANSISTOR THRESHOLD VOLTAGE WITH INPUT SIGNAL, AND THUS KEEPS THE 'ON' RESISTANCE LOW OVER THE FULL OPERATING - SIGNAL RANGE. THE CMOS/MOS SWITCH PERMITS PEAK INPUT-SIGNAL VOLTAGE SWINGS EQUAL TO FULL SUPPLY VOLTAGE. A CONSIDERABLE ADVANTAGE OVER SINGLE-CHANNEL SWITCHES


SOME SPECIAL FEATURES OF THE CD4066A ARE:

- WIDE RANGE OF DIGITAL ANALOG SIGNAL LEVELS: DIGITAL OR ANALOG SIGNAL TO 15V PEAK
- ANALOG SIGNAL $\pm 7.5V$ PEAK, LOW 'ON' RESISTANCE: 100 OHM TYP. OVER 15VP-P SIGNAL INPUT RANGE, FOR VDD-VSS = 15V, MATCHED SWITCH CHARACTERISTICS: 5 OHM TYP. DIFFERENCE BETWEEN R_{ON} VALUES AT A FIXED BIAS POINT OVER 15VP-P SIGNAL INPUT RANGE, VDD -VSS = 15V, HIGH ON/OFF OUTPUT VOLTAGE RATIO: 165 DB TYP. @ F = 10KHZ, R = 10KOHM, HIGH DEGREE OF LINEARITY, EXTREMELY LOW 'OFF' SWITCH LEAKAGE RESULTING IN VERY LOW OFFSET CURRENT AND HIGH EFFECTIVE 'OFF' RESISTANCE, EXTREMELY HIGH CONTROL INPUT IMPEDANCE, LOW CROSS TALK BETWEEN SWITCHES, MATCHED CONTROL-INPUT TO SIGNAL-OUTPUT CAPACITANCE, TRANSMITS FREQUENCIES UP TO 10MHZ.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # CD4066A

| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 96 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (BOTTOM VIEW)



NOTE: PIN 4 CONNECTED TO BOTTOM OF PACKAGE

| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 97 |
| KEY TO LOGIC SYMBOLS | |
| | |

TRUTH TABLE

N/A

TIMING DIAGRAM


N/A

GENERAL OPERATIONAL DESCRIPTION

THE LM105, LM205, LM305 ARE POSITIVE VOLTAGE REGULATORS WITH AN EXTRA GAIN STAGE FOR IMPROVED REGULATION. THIS CIRCUITRY REMOVES ANY MINIMUM LOAD CURRENT REQUIREMENT AND AT THE SAME TIME REDUCES STAND BY CURRENT DRAIN, PERMITTING HIGHER VOLTAGE OPERATION. THEY ARE DIRECT, PLUG IN REPLACEMENTS FOR THE LM100 IN BOTH LINEAR AND SWITCHING REGULATOR CIRCUITS WITH OUTPUT VOLTAGES GREATER THAN 4.5V. IMPORTANT CHARACTERISTICS OF THE CIRCUITS ARE: OUTPUT VOLTAGE ADJUSTABLE FROM 4.5V TO 43V, OUTPUT CURRENT IN EXCESS OF 10A POSSIBLE BY ADDING EXTERNAL TRANSISTORS, LOAD REGULATION BETTER THAN 0.1%, FULL LOAD WITH CURRENT LIMITING, DC LINE REGULATION GUARANTEED AT 0.03%/V RIPPLE REJECTION OF 0.01%/V. LIKE THE LM100, THEY ALSO FEATURE FAST RESPONSE TO BOTH LOAD AND LINE TRANSIENTS, FREEDOM FROM OSCILLATIONS WITH VARYING RESISTIVE AND REACTIVE LOADS AND THE ABILITY TO START RELIABLY ON ANY LOAD WITH RATING.


ELEMENT IDENTIFICATION # 332
 VENDOR IDENTIFICATION #LM105H, LM205H
 LM305H

SYMBOL/APPLICATION/PINS



-NULL INPUT

MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

N/A

TIMING DIAGRAM

N/A


GENERAL OPERATIONAL DESCRIPTION

THE LM311 IS A VOLTAGE COMPARATOR THAT HAS INPUT CURRENTS MORE THAN A HUNDRED TIMES LOWER THAN DEVICES LIKE THE LM306 OR LM710C. IT IS ALSO DESIGNED TO OPERATE OVER A WIDER RANGE OF SUPPLY VOLTAGES, FROM STANDARD $\pm 15V$ OP AMP SUPPLIES DOWN TO THE SINGLE 5V SUPPLY USED FOR IC LOGIC. ITS OUTPUT IS COMPATIBLE WITH RTL, DTL, AND TTL AS WELL AS MOS CIRCUITS. FURTHER, IT CAN DRIVE LAMPS OR RELAYS, SWITCHING VOLTAGE UP TO 40V AT CURRENTS AS HIGH AS 50MA. THE DEVICE CHARACTERISTICS ARE: OPERATES FROM SINGLE 5V SUPPLY; MAXIMUM INPUT CURRENT: 250NA; MAXIMUM OFFSET CURRENT: 50NA; DIFFERENTIAL INPUT VOLTAGE RANGE: $\pm 30V$; POWER CONSUMPTION: 135MW AT $\pm 15V$. BOTH THE INPUT AND THE OUTPUT OF THE LM311 CAN BE ISOLATED FROM SYSTEM GROUND, AND THE OUTPUT CAN DRIVE LOADS REFERRED TO GROUND. THE POSITIVE SUPPLY OR THE NEGATIVE SUPPLY. OFFSET BALANCING AND STROBE CAPABILITY ARE PROVIDED AND OUTPUTS CAN BE WIRE OR'ED. ALTHOUGH SLOWER THAN THE LM306 AND LM710C (200NS RESPONSE VS 40 NS) THE DEVICE IS ALSO LESS PRONE TO SPURIOUS OSCILLATIONS. THE LM311 HAS THE SAME PIN CONFIGURATION AS THE LM306 AND LM710C.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # LM311

| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| SHEET | 98 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

| OUTPUT MODE | OUTPUT TERM. | INPUTS | |
|-------------|--------------|--------|----------|
| | | INV. | NON-INV. |
| SOURCE | 6 | 2 | 3 |
| SINK | 8 | 3 | 2 |

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THE CA3084 IS A DIFFERENTIAL-INPUT POWER-CONTROL SWITCH/AMPLIFIER WITH AUXILIARY CIRCUIT FEATURES FOR EASE OF PROGRAMMABILITY. FOR EXAMPLE, AN ERROR OR UNBALANCE SIGNAL CAN BE AMPLIFIED BY THE CA3084 TO PROVIDE AN ON-OFF SIGNAL OR PROPORTIONAL-CONTROL OUTPUT SIGNAL UP TO 100MA. THIS SIGNAL IS SUFFICIENT TO DIRECTLY DRIVE HIGH-CURRENT THYRISTORS, RELAYS, DC LOADS, OR POWER TRANSISTORS. THE CA3084 HAS THE GENERAL CHARACTERISTICS OF THE RCA CA3080 OPERATIONAL AMPLIFIER DIRECTLY COUPLED TO AN INTEGRAL DARLINGTON POWER TRANSISTOR CAPABLE OF SINKING OR DRIVING CURRENTS UP TO 100MA. THE GAIN OF THE DIFFERENTIAL INPUT STAGE IS PROPORTIONAL TO THE AMPLIFIER BIAS CURRENT (1 ABC) PERMITTING PROGRAMMABLE VARIATION OF THE INTEGRATED CIRCUIT SENSITIVITY WITH EITHER DIGITAL AND/OR ANALOG PROGRAMMING SIGNALS. FOR EXAMPLE, AT AN 1 ABC OF 100 UA A ONE MILLIVOLT CHANGE AT THE INPUT WILL CHANGE THE OUTPUT FROM 0 TO 100MA (TYPICAL). THE CA3084 IS INTENDED FOR OPERATION UP TO 24 VOLTS IS A PRIMARY DESIGN REQUIREMENT. THE CA3084A AND CA3084B ARE LIKE THE CA3084 BUT ARE INTENDED FOR OPERATION UP TO 36 AND 44 VOLTS, RESPECTIVELY (SINGLE OR DUAL SUPPLY). THE CHARACTERISTICS ARE DESIGNED FOR SINGLE OR DUAL POWER SUPPLY; PROGRAMMABLE; STROBING, GATING, SQUELCHING, AGC CAPABILITIES; CAN DELIVER 3 WATTS (AVG) OR 10 W (PEAK) TO EXTERNAL LOAD (IN SWITCHING MODE); HIGH POWER, SINGLE-ENDED CLASS A AMPLIFIER WILL DELIVER POWER OUTPUT OF 0.6 WATT (1.6 W DEVICE DISSIPATION); TOTAL HARMONIC DISTORTION (THD) @ 0.6 W IN CLASS A OPERATION- 1.4% TYP.; HIGH CURRENT-HANDLING CAPABILITY- 100MA (AVG) 300MA (PEAK); SENSITIVITY CONTROLLED BY VARYING BIAS CURRENT; OUTPUT; SINK OR DRIVE CAPABILITY.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # CA3084E

| | |
|----------------------|----------|
| REV | B |
| DWG. NO. | 95387500 |
| CODE IDENT | C |
| SHEET | 03 |
| KEY TO LOGIC SYMBOLS | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

TTL INPUT LOAD AND DRIVE FACTORS

| INPUTS | LOAD | | OUTPUTS | DRIVE FACTOR | |
|-----------------------|------|------|-------------|--------------|------|
| | HIGH | LOW | | HIGH | LOW |
| 3, 4, 5, 11 12, 13 | 1 UL | 1 UL | 6, 7, 9, 10 | 16 UL | 8 UL |

1 UNIT LOAD (UL) = 60UA/16MA LOW

| PIN NO'S | | | OPERATION |
|----------|-------|-------|-----------|
| 5(11) | 4(12) | 3(13) | |
| H - L | L | H | TRIGGER |
| H | L - H | H | TRIGGER |
| X | X | L | RESET |

TIMING DIAGRAM

N/A


GENERAL OPERATIONAL DESCRIPTION

THE TTL/MONOSTABLE DM 8602/DM 8602 DUAL RETRIGGERABLE, RESETTABLE MONOSTABLE MULTIVIBRATOR PROVIDES AN OUTPUT PULSE WHOSE DURATION AND ACCURACY IS A FUNCTION OF EXTERNAL TIMING COMPONENTS. THIS DEVICE HAS EXCELLENT IMMUNITY TO NOISE ON THE V_{CC} AND GROUND LINES. IT USES TTL INPUTS AND OUTPUTS FOR HIGH SPEED AND HIGH FANOUT CAPABILITY AND IS COMPATIBLE WITH ALL MEMBERS OF THE TTL FAMILY.


ELEMENT IDENTIFICATION # 195
VENDOR IDENTIFICATION # DM 8602

| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 100 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

TIMING DIAGRAM



GENERAL OPERATIONAL DESCRIPTION

THE MC14415 QUAD TIMER/DRIVER IS CONSTRUCTED WITH COMPLEMENTARY MOS ENHANCEMENT MODE DEVICES. THE OUTPUT PULSE WIDTH OF EACH DIGITAL TIMER IS A FUNCTION OF THE INPUT CLOCK FREQUENCY. ONCE THE PROPER INPUT SEQUENCE IS DETECTED THE OUTPUT BUFFER IS SET (TURNED ON), AND 100 CLOCK PULSES ARE COUNTED. THE OUTPUT BUFFER IS RESET (TURNED OFF).

THE MC14415 WAS DESIGNED SPECIFICALLY FOR APPLICATION IN HIGH SPEED LINE PRINTERS TO PROVIDE THE CRITICAL TIMING OF THE HAMMER DRIVERS, BUT MAY BE USED IN MANY APPLICATIONS REQUIRING PRECISION WIDTHS.

FEATURES IN THE MC14415:

- FOUR PRECISION DIGITAL TIME DELAYS
- SCHMITT TRIGGER CLOCK CONDITIONING
- NPN BIPOLAR OUTPUT DRIVERS
- TIMING DISABLE CAPABILITY USING INHIBIT OUTPUT
- POSITIVE OR NEGATIVE EDGE STROBING ON THE INPUTS
- SYNCHRONOUS POLYNOMIAL COUNTERS USED FOR DELAY COUNTING


POWER SUPPLY OPERATING RANGE

- 3.0 VDC TO 18 VDC (MC14415EFL)
- 3.0 VDC TO 16 VDC (MC14415FL/FP)
- 3.0 VDC TO 6.0 VDC (MC14415EVL/VL/VP)


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # MC14415VP

KEY TO LOGIC SYMBOLS
 CODE IDENT C
 DWG. NO. 95387500
 SHEET 101

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE
POS-LOGIC SEE DESCRIPTION

TIMING DIAGRAM

DECADE COUNTER (TYPICAL CLEAR, LOAD, AND COUNT SEQUENCE)

1. CLEAR OUTPUTS TO ZERO
2. LOAD (PRESET) TO BCD SEVEN.
3. COUNT UP TO EIGHT, NINE, CARRY, ZERO, ONE AND TWO.
4. COUNT DOWN ONE, ZERO, BORROW, NINE, EIGHT AND SEVEN.



NOTES

- A. CLEAR OVERRIDES LOAD, DATA, AND COUNT INPUTS.
- B. WHEN COUNTING UP COUNT DOWN INPUTS MUST BE HIGH.
WHEN COUNTING DOWN, COUNT UP INPUTS MUST BE HIGH.

GENERAL OPERATIONAL DESCRIPTION

THIS IS A SYNCHRONOUS (UP/DOWN) COUNTER HAVING A COMPLEXITY OF 55 EQUIVALENT GATES. THE 554182 AND N74182 ARE BCD COUNTERS. SYNCHRONOUS OPERATION IS PROVIDED BY HAVING ALL FLIP-FLOPS CLOCKED SIMULTANEOUSLY SO THAT THE OUTPUTS CHANGE COINCIDENTLY WITH EACH OTHER WHEN SO INSTRUCTED BY STEERING LOGIC. THIS MODE OF OPERATION ELIMINATES THE OUTPUT COUNTING SPIKES WHICH ARE NORMALLY ASSOCIATED WITH ASYNCHRONOUS (RIPPLE-CLOCK) COUNTERS.

THE OUTPUTS OF THE MASTER-SLAVE FLIP-FLOPS ARE TRIGGERED BY A LOW-TO-HIGH-LEVEL TRANSITION OF EITHER COUNT (CLOCK) INPUT. THE DIRECTION OF COUNTING IS DETERMINED BY WHICH COUNT INPUT IS PULSED WHILE THE OTHER COUNT INPUT IS HIGH.

THESE COUNTERS ARE FULLY PROGRAMMABLE; THAT IS, THE OUTPUTS MAYBE PRESENTED TO ANY STATE BY ENTERING THE DESIRED DATA AT THE DATA INPUTS WHILE THE LOAD INPUT IS LOW. THE OUTPUT WILL CHANGE TO AGREE WITH THE DATA INPUTS INDEPENDENTLY OF THE COUNT PULSES. THIS FEATURE ALLOWS THE COUNTER TO BE USED AS MODULO-N DIVIDERS BY SIMPLY MODIFYING THE COUNT LENGTH WITH THE PRESET INPUTS.


A CLEAR INPUT HAS BEEN PROVIDED WHICH FORCES ALL OUTPUTS TO THE LOW LEVEL WHEN A HIGH LEVEL IS APPLIED. THE CLEAR FUNCTION IS INDEPENDENT OF THE COUNT AND LOAD INPUTS. THE CLEAR, COUNT AND LOAD INPUTS ARE BUFFERED TO LOWER THE DRIVER REQUIREMENTS TO ONE NORMALIZED SERIES 54/74 LOAD. THIS IS IMPORTANT WHEN THE OUTPUT OF THE DRIVING CIRCUITRY IS SOMEWHAT LIMITED.

THESE COUNTERS WERE DESIGNED TO BE CASCADED WITHOUT THE NEED FOR EXTERNAL CIRCUITRY. BOTH BORROW AND CARRY OUTPUTS ARE AVAILABLE TO CASCADE BOTH UP-AND-DOWN-COUNTING FUNCTION. THE BORROW OUTPUT PROVIDES A PULSE EQUAL IN WIDTH TO THE COUNT-DOWN INPUT WHEN THE COUNTERS UNDERFLOWS. SIMILARLY, THE CARRY OUTPUT PRODUCES A PULSE EQUAL IN WIDTH TO THE COUNT UP INPUT WHEN AN OVERFLOW CONDITION EXISTS. THE COUNTERS CAN THEN BE EASILY CASCADED BY FEEDING THE BORROW AND CARRY OUTPUTS TO THE COUNT-DOWN AND COUNT-UP INPUTS RESPECTIVELY OF THE SUCCEEDING COUNTER.


ELEMENT IDENTIFICATION # 523
VENDOR IDENTIFICATION # 74182

| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 102 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

| INPUT | | OUTPUT |
|-------|---|--------|
| A | B | Y |
| L | L | L |
| L | H | H |
| H | L | H |
| H | H | L |

H = HIGH LEVEL
L = LOW LEVEL

GENERAL OPERATIONAL DESCRIPTION


THIS QUADRUPEL 2 INPUT EXCLUSIVE-OR GATE, WITH OPEN COLLECTOR OUTPUT UTILIZES TTL CIRCUITRY TO PERFORM THE FUNCTION $Y = \overline{A \cdot B} + \overline{A \cdot B}$. WHEN THE INPUT STATES ARE COMPLEMENTARY, THE OUTPUT GOES TO A LOGICAL 1.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # SN74136

| | | | | |
|----------------------|------------|----------|-------|-----|
| KEY TO LOGIC SYMBOLS | DOC NO | 95387500 | REV. | B |
| | CORE IDENT | C | SHEET | 103 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (BOTTOM VIEW)



- 1. BASE
- 2. EMITTER
- 3. (CASE) COLLECTOR

TRUTH TABLE

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

DARLINGTON 20 AMPHRE COMPLEMENTARY SILICON POWER TRANSISTOR IS DESIGNED FOR GENERAL PURPOSE AMPLIFIER AND LOW SPEED SWITCHING APPLICATIONS. THIS DEVICE HAS HIGH CURRENT GAIN WITH COLLECTOR EMITTER SUSTAINING VOLTAGE. IT IS A MONOLITHIC CONSTRUCTION WITH BUILT IN BASE-EMITTER SHUNT RESISTORS.


ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 2N6285 THRU 2N6287 PNP
 NETWORK IDENTIFICATION #DN4

| | | |
|----------------------|--------|------------|
| KEY TO LOGIC SYMBOLS | REV | B |
| | DWG NO | 95387500 |
| CODE IDENT | C | SHEET 1.04 |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

TIMING DIAGRAM



NOTES

- THIS DEVICE WILL NOT FUNCTION AS A PULSE SHRINKER.
- △ THESE EDGES ARE AT THE SAME TIME
 △ THERE WILL BE NO TRIGGERING EVEN AFTER REMOVAL OF THE RESET, BECAUSE THE INPUTS OCCURED DURING RESET.

GENERAL OPERATIONAL DESCRIPTION


THIS NE/SE MONOLITHIC TIMING CIRCUIT IS A HIGHLY STABLE CONTROLLER CAPABLE OF PRODUCING ACCURATE TIME DELAY, OR OSCILLATION. ADDITIONAL TERMINALS ARE PROVIDED FOR TRIGGERING OR RESETTING IF DESIRED. IN THE TIME DELAY MODE OF OPERATION, THE TIME IS PRECISELY CONTROLLED BY ONE EXTERNAL RESISTOR AND CAPACITOR. $T_D = .693 (R_A + R_B) C_X$

$C_X = \frac{T_D}{(.693) (R_A + R_B)}$ THE CIRCUIT MAY BE TRIGGERED AND RESET ON FALLING WAVE FORMS, AND THE OUTPUT STRUCTURE CAN SOURCE OR SINK UP TO 200MA OR DRIVE TTL CIRCUITS.


ELEMENT IDENTIFICATION # 816
 VENDOR IDENTIFICATION #555

| | | |
|----------------------|--------|----------|
| KEY TO LOGIC SYMBOLS | REV | B |
| | DWG NO | 95387500 |
| | SHEET | 105 |
| CODE IDENT | C | |
| | | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE

N/A

GENERAL OPERATIONAL DESCRIPTION

THE MMQ 3788 QUAD DUAL-IN-LINE PNP HERMETIC SILICON ANNULAR AMPLIFIER TRANSISTORS ARE DESIGNED FOR LOW LEVEL LOW NOISE AMPLIFIER APPLICATIONS. SOME CHARACTERISTICS ARE: LOW DC CURRENT GAIN SPECIFIED-10 UA DC TO 10 MA DC. LOW CAPACITANCE. LOW NOISE FIGURE-NF=2.5 DB (TYP @ 1. =100 UA DC. TRANSISTORS ARE SIMILAR TO 2N3788 AND 2N3789.


CIRCUIT DIAGRAM



ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # MMQ3788
 NETWORK IDENTIFICATION # DN2


| | | |
|----------------------|--------|----------|
| KEY TO LOGIC SYMBOLS | REV | B |
| | DWG NO | 95387500 |
| CODE IDENT | C | |
| SHEET | | 108 |

SYMBOL/APPLICATION/PINS



TRUTH TABLE

MECHANICAL CONFIGURATION (TOP VIEW)



GENERAL OPERATIONAL DESCRIPTION


THESE BIDIRECTIONAL SHIFT REGISTERS ARE DESIGNED TO INCORPORATE VIRTUALLY ALL OF THE FEATURES A SYSTEM DESIGNER MAY WANT IN A SHIFT REGISTER. THE CIRCUIT CONTAINS 46 EQUIVALENT GATES AND FEATURES PARALLEL INPUTS, PARALLEL OUTPUTS, RIGHT SHIFT AND LEFT SHIFT SERIAL INPUTS, OPERATING-MODE-CONTROL INPUTS, AND A DIRECT OVERRIDING CLEAR LINE. THE REGISTER HAS FOUR DISTINCT MODES OF OPERATION, NAMELY:

| | MODE CONTROL | |
|--|--------------|----|
| | S1 | S0 |
| PARALLEL (BROADSIDE) LOAD | H | H |
| SHIFT RIGHT (IN DIRECTION Q ₁ TOWARD Q ₄) | L | H |
| SHIFT LEFT (IN DIRECTION Q ₄ TOWARD Q ₁) | H | L |
| INHIBIT CLOCK (DO NOTHING) | L | L |

IN THE PARALLEL MODE, DATA IS LOADED INTO THE ASSOCIATED FLIP-FLOP AND APPEARS AT THE OUTPUTS AFTER THE POSITIVE TRANSITION OF THE CLOCK INPUT. DURING LOADING, SERIAL DATA FLOW IS INHIBITED. SHIFT RIGHT IS ACCOMPLISHED SYNCHRONOUSLY WITH THE RISING EDGE OF THE CLOCK PULSE WHEN S0 IS HIGH AND S1 IS LOW. SERIAL DATA FOR THIS MODE IS ENTERED AT THE SHIFT RIGHT DATA INPUT. WHEN S0 IS LOW AND S1 IS HIGH, DATA SHIFT LEFT SYNCHRONOUSLY AND NEW DATA IS ENTERED AT THE SHIFT-LEFT SERIAL INPUT. CLOCKING OF THE FLIP-FLOPS IS INHIBITED WHEN BOTH MODE CONTROLS SHOULD BE CHANGED ONLY WHILE CLOCK INPUT IS HIGH.

THESE FOUR BIT SHIFT REGISTERS ARE COMPATIBLE WITH MOST OTHER TTL AND DTL LOGIC FAMILIES. ALL INPUTS ARE BUFFERED TO LOWER THE DRIVE REQUIREMENTS TO ONE NORMALIZED SERIES 54/74 LOAD, AND INPUT CLAMPING DIODES MINIMIZE SWITCHING TRANSIENTS TO SIMPLIFY SYSTEM DESIGN. MAXIMUM INPUT CLOCK FREQUENCY IS TYPICALLY 36 MEGAHERTZ AND POWER DISSIPATION IS TYPICALLY 195 MW.


TIMING DIAGRAM




ELEMENT IDENTIFICATION # 528
VENDOR IDENTIFICATION # 74184

| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 187 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE

N/A

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS AN IN-LINE RESISTOR NETWORK. IT CONSISTS OF 13 RESISTORS OF VARIOUS VALUES. THESE VALUES SHALL BE DETERMINED AS PER THE DRAWING EMPLOYING THIS DEVICE.


CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # RS071675
 NETWORK IDENTIFICATION # RN4

| | | | | | | |
|----------------------|------------|---|--------|----------|-----------|---|
| KEY TO LOGIC SYMBOLS | CODE IDENT | C | DWG NO | 95387500 | REV | B |
| | | | | | SHEET 108 | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TIMING DIAGRAM

N/A

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A SINGLE-IN-LINE RESISTOR NETWORK. IT CONSISTS OF 13 RESISTORS OF VARIOUS VALUES. THESE VALUES SHALL BE DETERMINED AS PER DRAWINGS EMPLOYING THIS DEVICE.

CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # HA120075
 NETWORK IDENTIFICATION # RNS

| | | | |
|--|-------------------------|-----------------------------|---------------------|
| | KEY TO LOGIC SYMBOLS | DWG. NO. 95387500 | REV. B |
| | | CODE IDENT. C | SHEET 100 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE

N/A

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A SINGLE-IN-LINE RESISTOR NETWORK. IT CONSISTS OF 13 RESISTORS OF DIFFERENT VALUES. THESE VALUES SHALL BE DETERMINED AS PER DRAWINGS EMPLOYING THIS DEVICE.


CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # HA080475
 NETWORK IDENTIFICATION # RN 6

| | | | |
|----------------------|------------|-----------|-----|
| KEY TO LOGIC SYMBOLS | CODE IDENT | DWG NO | REV |
| | C | 95387500 | B |
| | | SHEET 110 | |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (BOTTOM VIEW)



TRUTH TABLE

GENERAL OPERATIONAL DESCRIPTION
 THIS DEVICE IS A SINGLE-IN-LINE RESISTOR NETWORK.
 IT CONSISTS OF 6 RESISTORS OF ONE VALUE AND 6 RESISTORS
 OF ANOTHER VALUE. THESE VALUES SHALL BE DETERMINED
 AS PER DRAWINGS EMPLOYING THIS DEVICE.


NETWORK SCHEMATIC




ELEMENT IDENTIFICATION
 NETWORK IDENTIFICATION # RN1
 VENDOR IDENTIFICATION # 758

| | | | |
|-------------------------|------------|----------|-----|
| KEY TO LOGIC SYMBOLS | CODE IDENT | DWG NO | REV |
| | C | 95387500 | B |
| | | SHEET | 111 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (BOTTOM VIEW)




TRUTH TABLE

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A SINGLE-IN-LINE RESISTOR NETWORK. IT CONSISTS OF 8 RESISTORS OF THE SAME VALUES. THESE VALUES SHALL BE DETERMINED AS PER DRAWINGS EMPLOYING THIS DEVICE.

NETWORK SCHEMATIC




ELEMENT IDENTIFICATION



VENDOR IDENTIFICATION # 759-81-R (VALUE)
NETWORK IDENTIFICATION # RN 2

| | | | |
|----------------------|------------|----------|-----|
| KEY TO LOGIC SYMBOLS | CODE IDENT | DWG NO | REV |
| | C | 95387500 | B |
| | | SHEET | 112 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (BOTTOM VIEW)



| CHARACTERISTIC | SYMBOL | MIN | TYP | MAX | UNIT |
|--|-------------------------|-------|-------------------------|-----------------------|----------------------|
| OUTPUT VOLTAGE ($T_J = +25^\circ\text{C}$) | V_O | -4.8 | -5.0 | -5.2 | VDC |
| INPUT REGULATION ($T_J = +25^\circ\text{C}$, $I_O = 100\text{mA}$) $-7.0\text{VDC} \leq V_{IN} \leq 25\text{VDC}$ $-8.0\text{VDC} \leq V_{IN} \leq 12\text{VDC}$ ($T_J = +25^\circ\text{C}$, $I_O = 500\text{mA}$) $-7.0\text{VDC} \leq V_{IN} \leq 25\text{VDC}$ $-8.0\text{VDC} \leq V_{IN} \leq 12\text{VDC}$ | REG_{IN} | | 7.0 2.0 35 8.0 | 50 25 100 50 | mV |
| LOAD REGULATION $T_J = +25^\circ\text{C}$ $5.0\text{mA} \leq I_O \leq 1.5\text{A}$ $250\text{mA} \leq I_O \leq 750\text{mA}$ | REG_{LOAD} | | 11 4.0 | 100 50 | mV |
| OUTPUT VOLTAGE $-7.0\text{VDC} \leq V_{IN} \leq -25\text{VDC}$ $5.0\text{mA} \leq I_O \leq 1.0\text{A}, P \leq 15\text{W}$ | | -4.75 | | -5.25 | VDC |
| QUIESCENT CURRENT ($T_J = +25^\circ\text{C}$) | I_B | | 4.3 | 8.0 | mA |
| QUIESCENT CURRENT CHG $-7.0\text{VDC} \leq V_{IN} \leq -25\text{VDC}$ $5.0\text{mA} \leq I_O \leq 1.5\text{A}$ | ΔI_B | | | 1.3 0.5 | mA |
| OUTPUT NOISE VOLTAGE ($T_J = +25^\circ\text{C}$) ($10\text{Hz} \leq F \leq 100\text{Hz}$) | V_N | | 48 | | μV |
| LONG-TERM STABILITY | $\Delta V_O / \Delta T$ | | | 20 | mV 1.0K HRS |
| RIPPLE REJECTION $I_O = 20\text{mA}$, $F = 120\text{Hz}$ | RR | | 70 | | dB |
| INPUT-OUTPUT VOLTAGE DIFFERENTIAL $I_O = 1.0\text{A}$, $T_J = +25^\circ\text{C}$ | $V_{IN} - V_O$ | | 2.0 | | VDC |
| AVG. TEM. COEF. OF OUTPUT VOLTAGE $I_O = 5.0\text{mA}$ $0^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ | TCV_O | | -1.0 | | mV/ $^\circ\text{C}$ |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A THREE-TERMINAL POSITIVE VOLTAGE REGULATORS FOR A WIDE VARIETY OF APPLICATIONS INCLUDING LOCAL, ON-CARD REGULATION. THESE REGULATORS EMPLOY INTERNAL CURRENT LIMITING, THERMAL SHUTDOWN, AND SAFE AREA COMPENSATION- MAKING THEM ESSENTIALLY BLOW-OUT PROOF. WITH ADEQUATE HEATSINKING THEY CAN DELIVER OUTPUT CURRENTS IN EXCESS OF 1.0 AMPERE.

ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # 7885


KEY TO LOGIC SYMBOLS

REV B
DWC NO 95387500
C
SHEET 119

SYMBOL APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

TIMING DIAGRAM



- NOTES
- 1. THIS DEVICE WILL NOT FUNCTION AS A PULSE SHRINKER.
 - 2. THESE EDGES ARE AT THE SAME TIME
 - 3. THERE WILL BE NO TRIGGERING EVEN AFTER REMOVAL OF THE RESET, BECAUSE THE INPUTS OCCURED DURING RESET.

GENERAL OPERATIONAL DESCRIPTION


THIS TIMING CIRCUIT IS A HIGHLY STABLE CONTROLLER CAPABLE OF PRODUCING ACCURATE TIME DELAY, OR OSCILLATION. ADDITIONAL TERMINALS ARE PROVIDED FOR TRIGGERING OR RESETTING IF DESIRED. IN THE TIME DELAY MODE OF OPERATION, THE TIME IS PRECISELY CONTROLLED BY ONE EXTERNAL RESISTOR AND CAPACITOR. $T_D = .693 \left(\frac{R \cdot R'}{A \cdot B} \right) C_X$

$C_X = \frac{T}{(.693) \left(\frac{R \cdot R'}{A \cdot B} \right)}$ THE CIRCUIT MAY BE TRIGGERED AND RESET ON FALLING EDGE FORMS, AND THE OUTPUT STRUCTURE CAN SOURCE OR SINK UP TO 200MA OR DRIVE TTL CIRCUITS.


ELEMENT IDENTIFICATION # 936
VENDOR IDENTIFICATION # 556

| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 114 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




| | |
|----------------------|----------|
| REV | C |
| DWG. NO. | 95387500 |
| CODE IDENT. | C |
| SHEET | 115 |
| KEY TO LOGIC SYMBOLS | |
| | |

GENERAL OPERATIONAL DESCRIPTION

THE 8080A IS A COMPLETE 8-BIT PARALLEL CENTRAL PROCESSING UNIT WHICH CONTAINS SIX 8-BIT GENERAL PURPOSE WORKING REGISTERS, AN 8-BIT ACCUMULATOR, A 16-BIT STACK POINTER FOR USE WITH AN EXTERNAL STACK, AND FOUR TESTABLE FLAGS. SEPARATE 16 LINE ADDRESS AND 8-LINE BI-DIRECTIONAL DATA BUSES ARE USED TO INTERFACE TO MEMORY AND I/O.


TIMING DIAGRAM

BASIC 8080A INSTRUCTION CYCLE




ELEMENT IDENTIFICATION # 558
VENDOR IDENTIFICATION # 8080A, 8080A

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



| | |
|----------|-------------------------|
| RESIN | RESET INPUT |
| RESET | RESET OUTPUT |
| PRG CNTR | READY INPUT |
| RDYIN | SYNC INPUT |
| STSTB | STATUS STB (ACTIVE LOW) |
| 01 CLK | 8080 CLOCKS |
| 02 CLK | |


| | |
|----------|----------------------------|
| XTAL 1 | CONNECTIONS FOR CRYSTAL |
| XTAL 2 | |
| TANK | USED WITH OVERTONE CRYSTAL |
| OSC | OSCILLATOR OUTPUT |
| 02 (TTL) | 02 CLK (TTL LEVEL) |
| V CC | +5V |
| V DD | +12V |
| GND | 0V |

REV C
 DWG NO 95387500
 CODE IDHRT C
 SHEET 116
 KEY TO LOGIC SYMBOLS

GENERAL OPERATIONAL DESCRIPTION

THE 8224 IS A CRYSTAL CONTROLLED CLOCK GENERATOR/DRIVER FOR THE 8080A CPU. ALSO INCLUDED ARE CIRCUITS TO PROVIDE POWER-UP RESET, STATUS STROBE AND SYNCHRONIZATION OF READY.

TIMING DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 8224


SYMBOL/APPLICATION/PINS

| LSI SYS CONT/BUS DRVR 8228 | | STATUS RGTR |
|-------------------------------|------------------|--------------------|
| 1 | LOAD STATUS RGTR | MEM READ 24 |
| 3 | MEM WRITE | MEM WRITE 28 |
| 2 | HOLD ACK | I/O READ 25 |
| 4 | INP DATA REQ | I/O WRITE 27 |
| 22 | SEL BUS | INTRPT ACK 23 |
| (8) | DATA 7/MEM READ | DATA RGTR 7 (8) |
| (21) | 6/INP CYC | 6 (21) |
| (18) | 5/FETCH | 5 (18) |
| (6) | 4/OUT CY | 4 (6) |
| (10) | 3/HALT ACK | 3 (10) |
| (12) | 2/STACK | 2 (12) |
| (17) | 1/WRITE OUT | 1 (17) |
| (15) | 0/INTRPT ACK | 0 (15) |
| (7) | SYS BUS 7 | SYS BUS RGTR 7 (7) |
| (20) | 6 | 6 (20) |
| (18) | 5 | 5 (18) |
| (5) | 4 | 4 (5) |
| (9) | 3 | 3 (9) |
| (11) | 2 | 2 (11) |
| (16) | 1 | 1 (16) |
| (13) | 0 | 0 (13) |

MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE




GENERAL OPERATIONAL DESCRIPTION

THE 8228 IS A SYSTEM CONTROLLER AND BUS DRIVER WHICH GENERATES CONTROL SIGNALS REQUIRED TO INTERFACE RAM, ROM, AND I/O COMPONENTS TO THE 8080A CPU. THE CONTROL SIGNALS ARE DERIVED FROM THE 8080A 'STATUS' INFORMATION ON THE DATA BUS WHICH INDICATES THE TYPE OF ACTIVITY THAT WILL OCCUR DURING THAT CYCLE.

ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # 8228


| | |
|----------------------|----------|
| REV | C |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |
| SHEET | 117 |

SYMBOL/APPLICATION/PINS



TIMING DIAGRAM

MECHANICAL CONFIGURATION (TOP VIEW)



GENERAL OPERATIONAL DESCRIPTION


THE 8255 IS A GENERAL PURPOSE PROGRAMMABLE I/O DEVICE USED WITH THE 8080A CPU. IT HAS 24 I/O PINS WHICH MAY BE INDIVIDUALLY PROGRAMMED IN TWO GROUPS OF TWELVE AND USED IN THREE MAJOR MODES OF OPERATION.

- MODE 0- EACH GROUP OF TWELVE I/O PINS MAY BE PROGRAMMED IN SETS OF 4 TO BE EITHER INPUT OR OUTPUT
- MODE 1- EACH GROUP MAY BE PROGRAMMED TO HAVE 8 LINES OF INPUT OR OUTPUT OF THE REMAINING 4 PINS IN EACH GROUP, THREE ARE USED FOR HANDSHAKING, AND INTERRUPT CONTROL SIGNALS.
- MODE 2- A BI-DIRECTIONAL BUS WHICH USES 8 LINES (BORROWING ONE LINE FROM THE OTHER GROUP) FOR HANDSHAKING.

ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # 8255

| | |
|----------------------|----------|
| REV | C |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 118 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS




A₀-A₈ ADDRESS INPUT
 D₀-D₇ DATA OUTPUT
 CS₁, CS₂ CHIP SELECT INPUTS

TRUTH TABLE

TIMING DIAGRAM

MECHANICAL CONFIGURATION (TOP VIEW)




GENERAL OPERATIONAL DESCRIPTION

THE 8308 IS 8192 BIT STATIC-MOS MASK PROGRAMMABLE READ ONLY MEMORY ORGANIZED AS 1024 WORDS BY 8 BITS. THE CIRCUIT FEATURES TWO CHIP SELECTS, CS₁ WHICH IS NEGATIVE TRUE, AND CS₂/CS₂ WHICH CAN BE PROGRAMMED EITHER NEGATIVE OR POSITIVE TRUE AT THE MASK LEVEL.

ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 8308

| | |
|----------------------|----------|
| REV | C |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 118 | |
| KEY TO LOGIC SYMBOLS | |
| | |


SYMBOL/APPLICATION/PINS



TRUTH TABLE

TIMING DIAGRAM

MECHANICAL CONFIGURATION (TOP VIEW)




GENERAL OPERATIONAL DESCRIPTION

THE 8708 IS A 8192 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE 'READ ONLY MEMORY' ORGANIZED AS 1024 WORDS BY 8 BITS. THE CIRCUIT PACKAGE FEATURES A TRANSPARENT LID WHICH ALLOWS THE USER TO EXPOSE THE CHIP TO ULTRAVIOLET LIGHT TO ERASE THE BIT PATTERN. PROGRAMMING IS ACCOMPLISHED BY USING A SPECIAL PROM PROGRAMMING DEVICE.


ELEMENT IDENTIFICATION # 781
 VENDOR IDENTIFICATION # 8708

| | |
|----------------------|----------|
| REV | C |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 120 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

| STB | MD | (DS ₁ , DS ₂) | DATA OUT EQUALS |
|-----|----|--------------------------------------|-----------------|
| 0 | 0 | 0 | 3 - STATE |
| 1 | 0 | 0 | 3 - STATE |
| 0 | 1 | 0 | DATA LATCH |
| 1 | 1 | 0 | DATA LATCH |
| 0 | 0 | 1 | DATA LATCH |
| 1 | 0 | 1 | DATA IN |
| 0 | 1 | 1 | DATA IN |
| 1 | 1 | 1 | DATA IN |

CLR - RESET DATA LATCH
 SETS SR FF
 (NO EFFECT ON OUTPUT BUFFER)

| CLR | (DS ₁ , DS ₂) | STB | *SR | INT |
|-----|--------------------------------------|-----|-----|-----|
| 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 |

* INTERNAL SR FLIP-FLOP

D1-D7 DATA IN
 DD₀-DD₈ DATA OUT
 DS₀-DS₈ DEVICE SELECT
 MD MODE
 STB STROBE
 INT INTERRUPT (ACTIVE LOW)
 CLR CLEAR (ACTIVE LOW)

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THE 8212 IS AN INPUT/OUTPUT PORT CONTAINING AN 8-BIT LATCH WITH 3 STATE BUFFERS ALONG WITH CONTROL AND DEVICE SELECTION LOGIC. ALSO INCLUDED IS A SERVICE REQUEST (SR) FF WHICH CAN BE USED FOR THE GENERATION AND CONTROL OF INTERRUPTS TO A CPU. THE DEVICE IS MULTIMODE IN NATURE AS IT CAN BE USED TO IMPLEMENT LATCHES, GATED BUFFERS OR MULTIPLEXERS.


ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 8212

| | |
|----------------------|----------|
| REV | C |
| DWG NO | 95387500 |
| SHEET | 121 |
| CODE ID# | C |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

| DTEN | CS | |
|------|----|----------------|
| 0 | 0 | D1 → DB |
| 1 | 0 | DB → DO |
| 0 | 1 | HIGH IMPEDANCE |
| 1 | 1 | HIGH IMPEDANCE |

DO₀₋₃ DATA BUS BI-DIRECTIONAL
 D1₀₋₃ DATA INPUT
 DO₀₋₃ DATA OUTPUT
 DTEN DATA IN ENABLE DIRECTION CONTROL
 CS CHIP SELECT

GENERAL OPERATIONAL DESCRIPTION


THE 8216 IS A 4-BIT BI-DIRECTIONAL DRIVER/BUFFER

TIMING DIAGRAM


ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 8216

| | |
|----------------------|----------|
| REV | C |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 122 |
| KEY TO LOGIC SYMBOLS | |
| Ⓟ | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC

| INPUTS | | | OUTPUT |
|--------|-----|---|----------------|
| CLR | CLK | D | Q |
| L | X | X | L |
| H | ↑ | H | H |
| H | ↑ | L | L |
| H | L | X | Q ₀ |

- H = HIGH LEVEL (STEADY STATE)
- L = LOW LEVEL (STEADY STATE)
- X = IRRELEVANT
- ↑ = TRANSITION FROM LOW TO HIGH LEVEL
- Q₀ = THE LEVEL OF Q BEFORE THE INDICATED STEADY STATE INPUT CONDITIONS WERE ESTABLISHED.

GENERAL OPERATIONAL DESCRIPTION


THIS MONOLITHIC POSITIVE-EDGE-TRIGGERED FLIP-FLOP UTILIZES TTL CIRCUITRY TO IMPLEMENT D TYPE FLIP-FLOP LOGIC. INFORMATION AT THE D INPUT MEETING THE SETUP TIME REQUIREMENTS IS TRANSFERRED TO THE Q OUTPUTS ON THE POSITIVE-GOING EDGE OF THE CLOCK PULSE. CLOCK TRIGGERING OCCURS AT A PARTICULAR VOLTAGE LEVEL AND IS NOT DIRECTLY RELATED TO THE TRANSITION TIME OF THE POSITIVE-GOING PULSE. WHEN THE CLOCK INPUT IS AT EITHER THE HIGH OR LOW LEVEL, THE D INPUT SIGNAL HAS NO EFFECT AT THE OUTPUT. THIS DEVICE FEATURES SIX FLIP-FLOPS WITH A COMMON DIRECT CLEAR.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #74LS174

| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CORR IDENT | C |
| SHEET | 123 |
| KEY TO LOGIC SYMBOLS | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CODE TRMT | C |
| SHEET | 124 |
| KEY TO LOGIC SYMBOLS | |
| | |

TRUTH TABLE
POS LOGIC


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A 256 WORD BY 8 BIT STATIC RANDOM ACCESS MEMORY. THE DATA IS READ OUT NONDESTRUCTIVELY AND HAS THE SAME LOGIC SENSE AS THE INPUT DATA. THE MEMORY IS FABRICATED WITH N-CHANNEL SILICON GATE TECHNOLOGY AND HAS TTL COMPATIBLE INPUTS AND OUTPUTS. THE OUTPUTS ARE THREE-STATE TO ALLOW OR-TIE CAPABILITY.


TIMING DIAGRAM
READ CYCLE




TIMING DIAGRAM
WRITE CYCLE



ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #353810C



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

N/A

GENERAL OPERATIONAL DESCRIPTION

THE 747 IS A PAIR OF HIGH PERFORMANCE MONOLITHIC OPERATIONAL AMPLIFIERS. THEY ARE INTENDED FOR A WIDE RANGE OF ANALOG APPLICATIONS. HIGH COMMON MODE VOLTAGE RANGE AND ABSENCE OF LATCH-UP MAKE THE 747 IDEAL FOR USE AS A VOLTAGE FOLLOWER. THE HIGH GAIN AND WIDE RANGE OF OPERATING VOLTAGE PROVIDES SUPERIOR PERFORMANCE IN INTEGRATOR, SUMMING AMPLIFIER, AND GENERAL FEEDBACK APPLICATIONS. THE 747 IS SHORT CIRCUIT PROTECTED AND REQUIRES NO EXTERNAL COMPONENTS FOR FREQUENCY COMPENSATION. THE INTERNAL 60dB/OCTAVE ROLL-OFF INSURES STABILITY IN CLOSED LOOP APPLICATIONS.

TIMING DIAGRAM


N/A

ELEMENT IDENTIFICATION #396


VENDOR IDENTIFICATION # MC1747
 MC1747C
 UA747
 LH747
 UA747C
 LH747C
 SNS2747Z
 NS747A

| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 125 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE CONTAINS TWO DIGITAL PHASE DETECTORS AND A CHARGE PUMP CIRCUIT WHICH CONVERTS HTTL INPUTS TO A DC VOLTAGE LEVEL FOR USE IN FREQUENCY DISCRIMINATION AND PHASE-LOCKED-LOOP APPLICATIONS.

THE TWO PHASE DETECTORS HAVE COMMON INPUTS. PHASE FREQUENCY DETECTOR 1 IS LOCKED IN (INDICATED BY BOTH OUTPUTS HIGH) WHEN THE NEGATIVE TRANSITIONS OF THE VARIABLE INPUT (V1) AND REFERENCE INPUT (R1) ARE EQUAL IN FREQUENCY AND PHASE. IF THE VARIABLE INPUT IS LOWER IN FREQUENCY OR LAGS IN PHASE, THE U1 (UP) OUTPUT GOES LOW. CONVERSELY THE D1 (DOWN) OUTPUT GOES LOW WHEN THE VARIABLE INPUT IS HIGHER IN FREQUENCY OR LEADS THE REFERENCE INPUT IN PHASE. IT IS IMPORTANT TO NOTE THAT THE DUTY CYCLES OF THE VARIABLE INPUT AND THE REFERENCE INPUT ARE NOT IMPORTANT SINCE NEGATIVE TRANSITIONS CONTROL SYSTEM OPERATION.

PHASE DETECTOR 2, ON THE OTHER HAND, IS LOCKED IN WHEN VARIABLE INPUT PHASE LAGS THE REFERENCE PHASE BY 90° (INDICATED BY THE U2 AND D2 OUTPUTS ALTERNATELY GOING LOW WITH EQUAL PULSE WIDTHS). IF THE VARIABLE INPUT PHASE LAGS BY MORE THAN 90° , U2 WILL REMAIN LOW LONGER THAN D2. AND, CONVERSELY, IF THE VARIABLE INPUT PHASE LAGS THE REFERENCE PHASE BY LESS 90° , D2 REMAINS LOW LONGER. IN THIS PHASE DETECTOR THE VARIABLE INPUT AND THE REFERENCE MUST HAVE 50% DUTY CYCLES.

THE CHARGE PUMP ACCEPTS THE PHASE DETECTOR (U1 OR U2 APPLIED TO PU, AND D1 OR D2 APPLIED TO PD) AND CONVERTS THEM TO FIXED AMPLITUDE POSITIVE AND NEGATIVE PULSES AT THE UF AND DF OUTPUTS RESPECTIVELY. THESE PULSES ARE APPLIED TO A LAG-LEAD ACTIVE FILTER, WHICH INCORPORATES EXTERNAL COMPONENTS, AS WELL AS THE AMPLIFIER PROVIDED IN THE MC4344/4044 CIRCUIT. THE FILTER PROVIDES A DC VOLTAGE PROPORTIONATELY TO THE PHASE ERROR.

TRUTH TABLE
THIS IS NOT STRICTLY A FUNCTIONAL TRUTH TABLE; I.E., IT DOES NOT SHOW ALL POSSIBLE MODES OF OPERATION. IT IS USEFUL FOR DC TESTING.

| INPUT STATE | INPUT | | OUTPUT | | | |
|-------------|-------|----|--------|----|----|----|
| | R1 | V1 | U1 | D1 | U2 | D2 |
| 1 | 0 | 0 | X | X | 1 | 1 |
| 2 | 1 | 0 | X | X | 0 | 1 |
| 3 | 1 | 1 | X | X | 1 | 0 |
| 4 | 1 | 0 | X | X | 0 | 1 |
| 5 | 0 | 0 | X | X | 1 | 1 |
| 6 | 1 | 0 | X | X | 0 | 1 |
| 7 | 0 | 0 | X | X | 1 | 1 |
| 8 | 1 | 0 | X | X | 0 | 1 |
| 9 | 0 | 0 | 0 | 1 | 1 | 1 |
| 10 | 0 | 1 | 0 | 1 | 1 | 1 |
| 11 | 0 | 0 | 1 | 1 | 1 | 1 |
| 12 | 0 | 1 | 1 | 1 | 1 | 1 |
| 13 | 0 | 0 | 1 | 0 | 1 | 1 |
| 14 | 0 | 1 | 1 | 0 | 1 | 1 |
| 15 | 0 | 0 | 1 | 0 | 1 | 1 |
| 16 | 1 | 0 | 1 | 0 | 0 | 1 |
| 17 | 0 | 0 | 1 | 1 | 1 | 1 |

- X-INDICATES OUTPUT STATE UNKNOWN.
- U1 AND D1 OUTPUTS ARE SEQUENTIAL; I.E., THEY MUST BE SEQUENCED IN ORDER SHOWN.
- U2 AND D2 OUTPUTS ARE COMBINATIONAL; I.E., THEY NEED ONLY INPUTS SHOWN TO OBTAIN OUTPUTS.


TIMING DIAGRAM

N/A


ELEMENT IDENTIFICATION # 4044
VENDOR IDENTIFICATION # MC4044P
MC4044L

| | |
|----------------------|----------|
| REV | B |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 128 |
| KEY TO LOGIC SYMBOLS | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (BOTTOM VIEW)



1. BASE
2. EMITTER
3. (CASE) COLLECTOR

TRUTH TABLE

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

DARLINGTON 6 AMPERE COMPLEMENTARY SILICON POWER TRANSISTOR IS DESIGNED FOR GENERAL PURPOSE AMPLIFIER AND LOW SPEED SWITCHING APPLICATIONS. THIS DEVICE HAS HIGH CURRENT GAIN WITH COLLECTOR EMITTER SUSTAINING VOLTAGE. IT IS A MONOLITHIC CONSTRUCTION WITH BUILT IN BASE-EMITTER SHUNT RESISTORS.


ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 95358400 & 95358401
 NETWORK IDENTIFICATION # QN4

| | |
|----------------------|----------|
| REV | D |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 127 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOLS/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

NA

TIMING DIAGRAM

NA


GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A UNIVERSAL SYNCHRONOUS/ASYNCHRONOUS RECEIVER/TRANSMITTER (USART) DESIGNED FOR DATA COMMUNICATIONS IN MICROPROCESSOR SYSTEMS. IT IS USED AS A PERIPHERAL DEVICE AND IS PROGRAMMED BY THE CPU. IT CAN ACCEPT PARALLEL DATA FROM THE CPU AND CONVERT IT TO SERIAL FORMAT FOR TRANSMISSION. SIMULTANEOUSLY IT CAN RECEIVE SERIAL DATA AND CONVERT IT TO PARALLEL FORMAT FOR THE CPU. IN EITHER STATE OF OPERATION THIS DEVICE WILL DELETE OR INSERT BITS OR CHARACTERS THAT ARE FUNCTIONALLY UNIQUE TO THE COMMUNICATION TECHNIQUE. VARIOUS STATUS SIGNALS ARE SENT TO THE CPU AT PREDETERMINED TIMES OR ON CPU COMMAND.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # 8251

| | |
|----------------------|----------|
| REV | E |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 128 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

NA

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS AN EIGHT LEVEL PRIORITY INTERRUPT CONTROL UNIT DESIGNED FOR USE WITH MICROPROCESSOR SYSTEMS. IT CAN ACCEPT EIGHT REQUESTING LEVELS, DETERMINE THE HIGHEST PRIORITY, COMPARE THIS PRIORITY TO A SOFTWARE CONTROLLED CURRENT STATUS REGISTER AND ISSUE AN INTERRUPT TO THE SYSTEM ALONG WITH VECTOR INFORMATION TO IDENTIFY THE SERVICE ROUTINE. IT PROVIDES FOR CASCADING TWO OR MORE CHIPS TO ALLOW EXPANSION TO MORE THAN EIGHT LEVELS OF INTERRUPT BY SPECIAL INPUTS AND OPEN COLLECTOR OUTPUTS.

TIMING DIAGRAM


NA

ELEMENT IDENTIFICATION #


VENDOR IDENTIFICATION # 8214

| | |
|----------------------|----------|
| REV | E |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET 128 | |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOLS/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE

N/A

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DUAL-16-LINE RESISTOR NETWORK,


CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDDR IDENTIFICATION # 44671763
 NETWORK IDENTIFICATION # RN7

| | |
|----------------------|----------|
| REV | F |
| DWG NO | 95387500 |
| CORE IDENT | C |
| SHEET | 130 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




| | |
|----------------------|----------|
| REV | F |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 131 |
| KEY TO LOGIC SYMBOLS | |
| | |

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DUAL-IN-LINE RESISTOR NETWORK.

CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 44671762
 NETWORK IDENTIFICATION # RNB

SYMBOLS/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



| | |
|----------------------|-----------|
| REV | F |
| DWG NO | 95387500 |
| C | SHEET 132 |
| CODE 10RH | |
| KEY TO LOGIC SYMBOLS | |
| | |


TRUTH TABLE

N/A

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL-IN-LINE RESISTOR NETWORK.

CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION #44671761
 NETWORK IDENTIFICATION RRN9

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE

NA

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS A DUAL-IN-LINE RESISTOR NETWORK


CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION #44671764
 NETWORK IDENTIFICATION #RN10

| | |
|----------------------|----------|
| REV | F |
| DWG NO | 95387500 |
| CODE | C |
| SHEET | 133 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
N/A

GENERAL OPERATIONAL DESCRIPTION
THIS PHOTON-COUPLED ISOLATOR IS CHARACTERIZED FOR A LOW $V_{CE(SAT)}$ UP TO 0.5MA COLLECTOR CURRENT WITH A FORWARD LED CURRENT OF 20MA. THIS OPTICAL COUPLER IS GENERALLY USED AS AN ISOLATING SWITCH BETWEEN TWO ELECTRICAL CIRCUITS. WHEN NO CURRENT FLOWS THRU THE LED THE OUTPUT TRANSISTOR IS OFF. WHEN CURRENT FLOWS THRU THE LED, PHOTONS ARE GENERATED SUPPLYING BASE DRIVE TO THE OUTPUT TRANSISTOR - IN TURN ABLE TO SINK COLLECTOR CURRENT (OR SOURCE EMITTER CURRENT)


CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # H11A5 & 90C149
NETWORK IDENTIFICATION # DDI1

| | | | | |
|----------------------|----------|----------|-------|-----|
| KEY TO LOGIC SYMBOLS | DOC NO | 95387500 | REV | F |
| | CDR ITEM | C | SHEET | 134 |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (BOTTOM VIEW)



TRUTH TABLE

GENERAL OPERATIONAL DESCRIPTION
 DUAL NPN SILICON LOW CURRENT
 AMPLIFIER TRANSISTORS FOR DIFFERENTIAL
 AMPLIFIER APPLICATIONS WHERE TEMPERATURE
 TRACKING AND SPECIFIED MATCHING OF
 BASE TO EMITTER VOLTAGE IS REQUIRED.

CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # M08002
 NETWORK IDENTIFICATION # QN11


| | | | |
|----------------------|------------|-----------|-----|
| KEY TO LOGIC SYMBOLS | CODE IDENT | DWG NO | REV |
| | C | 95387500 | F |
| | | SHEET 135 | |



SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (BOTTOM VIEW)




TRUTH TABLE

GENERAL OPERATIONAL DESCRIPTION
 THIS DEVICE IS A LIGHT EMITTING DIODE WITH INTERNAL CURRENT LIMITING RESISTOR DESIGNED TO OPERATE FROM A NOMINAL 5V SUPPLY. IT IS USED AS AN INDICATOR FOR VISUAL DISPLAY.


CIRCUIT DIAGRAM

ELEMENT IDENTIFICATION #
 VENDDR IDENTIFICATION # 44670863
 NETWORK IDENTIFICATION # DRN 1




| | | | |
|----------------------|------------|-----------|-----|
| KEY TO LOGIC SYMBOLS | CODE IDENT | DWG NO | REV |
| | C | 95387500 | F |
| | | SHEET 138 | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

N/A

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE CONTAINS A GALLIUM ARSENIDE LED OPTICALLY COUPLED TO A SILICON PHOTO TRANSISTOR DESIGNED FOR APPLICATIONS REQUIRING ELECTRICAL ISOLATION, HIGH BREAKDOWN VOLTAGE.

TIMING DIAGRAM


N/A

ELEMENT IDENTIFICATION #


VENDOR IDENTIFICATION #MOC8030

| | | | | |
|--|-------------------------|-------------|----------|------|
| | KEY TO LOGIC SYMBOLS | CORE (PART) | DWG. NO. | REV. |
| | | C | 95387500 | F |
| | | SHEET 137 | | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

POS LOGIC

$Y = \bar{A}$

| A | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A TTL HEX INVERTER.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #146LS
VENDOR IDENTIFICATION #74LS04

| | |
|----------------------|----------|
| REV | F |
| DWG NO | 95387500 |
| SHEET | 138 |
| CODE (DRM) | C |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y = A \cdot B$

| A | B | Y | |
|---|---|---|-----------|
| 0 | 0 | 1 | OFF STATE |
| 0 | 1 | 1 | OFF STATE |
| 1 | 0 | 1 | OFF STATE |
| 1 | 1 | 0 | ON STATE |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL PERIPHERAL POSITIVE NAND DRIVER (ASSUMING POSITIVE LOGIC) WITH THE OUTPUT OF THE LOGIC GATES INTERNALLY CONNECTED TO THE BASES OF THE N-P-N OUTPUT TRANSISTORS. THE CIRCUIT OUTPUT ARE OPEN COLLECTOR OUTPUTS.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #75452

| | | | | | | |
|----------------------|------------|---|--------|----------|-------|-----|
| KEY TO LOGIC SYMBOLS | CODE IDENT | C | DWG NO | 95387500 | REV | F |
| | | | | | SHEET | 140 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y=A+B$

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A QUADRUPLE 2 INPUT TTL POSITIVE OR GATE.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #218LS
VENDOR IDENTIFICATION #74LS32

| | |
|----------------------|----------|
| REV | F |
| DWG. NO. | 95387500 |
| CORE (SYM) | C |
| KEY TO LOGIC SYMBOLS | |
| | |
| SHEET 1 of 1 | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

| INPUTS | | | | | | | | | OUTPUTS | | | |
|--------|---|---|---|---|---|---|---|---|---------|---|---|---|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | D | C | B | A |
| H | H | H | H | H | H | H | H | H | H | H | H | H |
| X | X | X | X | X | X | X | X | L | L | H | H | L |
| X | X | X | X | X | X | X | L | H | L | H | H | H |
| X | X | X | X | X | X | L | H | H | H | L | L | L |
| X | X | X | X | L | H | H | H | H | H | L | L | H |
| X | X | L | H | H | H | H | H | H | H | L | H | H |
| X | X | L | H | H | H | H | H | H | H | H | L | L |
| X | L | H | H | H | H | H | H | H | H | H | L | H |
| L | H | H | H | H | H | H | H | H | H | H | H | L |

H = HIGH LOGIC LEVEL
 L = LOW LOGIC LEVEL
 X = IRRELEVANT

TIMING DIAGRAM
 N/A


GENERAL OPERATIONAL DISCRPTION

THIS DEVICE IS A PRIORITY ENCODER. IT DECODES ITS INPUT LINES TO ENSURE THAT ONLY THE HIGHEST ORDER DATA LINE IS ENCODED. THE IMPLIED ZERO CONDITION IS ENCODED WHEN ALL NINE DATA LINES ARE AT A HIGH LOGIC LEVEL. THE NINE DATA LINES ARE ENCODED TO FOUR-LINE (8-4-2-1) BCD.


ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION #74147

| | | |
|----------------------|----------|-----------|
| KEY TO LOGIC SYMBOLS | DWG NO | REV |
| | C | F |
| | 95387500 | |
| | | SHEET 142 |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (BOTTOM VIEW)



TRUTH TABLE

GENERAL OPERATIONAL DESCRIPTION
 THIS DEVICE IS A SINGLE-IN-LINE RESISTOR CAPACITOR NETWORK. IT CONSISTS OF 6 RESISTORS OF ONE VALUE AND 6 CAPACITORS OF ONE VALUE. THESE VALUES SHALL BE DETERMINED AS PER DRAWING EMPLOYING THIS DEVICE.


NETWORK SCHEMATIC




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION #750
 NETWORK IDENTIFICATION #RCNI

| | | | |
|----------------------|-----------|--------------|-----|
| KEY TO LOGIC SYMBOLS | CODE ITEM | DWG NO | REV |
| | C | 95387500 | F |
| | | SHEET 1 OF 1 | |

SYMBOL / PIN CONNECTIONS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y = \bar{A}$

| A | Y |
|---|---|
| 1 | 0 |
| 0 | 1 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A TTL HEX SCHMITT-TRIGGER
INVERTER WITH TOTEM-POLE OUTPUTS.
POSITIVE THRESHOLD=1.5V MIN.
NEGATIVE THRESHOLD=1.1V MAX.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #74LS14

| | | |
|-------------------------|------------|----------|
| KEY TO LOGIC SYMBOLS | REV | F |
| | DWG NO | 95387500 |
| | CODE IDENT | C |
| | SHEET | 1/4 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS-LOGIC

| T _N | T _{N+1} | |
|----------------|------------------|--------------|
| INPUT D | OUTPUT Q | OUTPUT Q̄ |
| 0 | 0 | 1 |
| 1 | 1 | 0 |

NOTES

1. T_N = BIT TIME BEFORE CLOCK PULSE.
2. T_{N+1} = BIT TIME AFTER CLOCK PULSE.
3. A LOW INPUT TO PRESET SETS Q TO LOGICAL 1.
A LOW INPUT TO CLEAR SETS Q TO LOGICAL 0.
THE PRESET AND CLEAR ARE INDEPENDENT OF THE CLOCK.

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THESE MONOLITHIC, DUAL, D-TYPE, EDGE TRIGGERED FLIP-FLOPS FEATURE DIRECT CLEAR AND PRESET INPUTS AND COMPLEMENTARY Q AND Q̄ OUTPUTS. INPUT INFORMATION IS TRANSFERRED TO THE OUTPUTS ON THE POSITIVE EDGE OF THE CLOCK PULSE. CLOCK TRIGGERING OCCURS AT A VOLTAGE LEVEL OF THE CLOCK PULSE AND IS NOT DIRECTLY RELATED TO THE TRANSITION TIME OF THE POSITIVE GOING PULSE. AFTER THE CLOCK INPUT THRESHOLD VOLTAGE HAS BEEN PASSED, THE DATA INPUT (D) IS LOCKED OUT.


ELEMENT IDENTIFICATION #175LS
VENDOR IDENTIFICATION #74LS74

| | |
|----------------------|----------|
| REV | F |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| | |
| SHEET | 145 |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC $Y=A \cdot B$

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A QUADRUPL 2 INPUT TTL NAND SCHMIDT TRIGGER.

TIMING DIAGRAM


ELEMENT IDENTIFICATION #923
VENDOR IDENTIFICATION #74132

| | |
|----------------------|----------|
| REV | F |
| DWG. NO. | 95387500 |
| CODE IDENT | C |
| SHEET | 1/6 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

N/A

TIMING DIAGRAM

N/A

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE CONTAINS A GALLIUM ARSENIDE L.E.D. OPTICALLY COUPLED TO A SILICON PHOTO TRANSISTOR DESIGNED FOR APPLICATIONS REQUIRING ELECTRICAL ISOLATION, HIGH BREAKDOWN VOLTAGE.

WHEN CURRENT IS INJECTED INTO THE LIGHT EMITTING DIODE TERMINAL, THE PHOTO TRANSISTOR IS CAUSED TO CONDUCT WITH A GUARANTEED VCE (MAX) OF 0.25 VOLTS AT 0.5 MA COLLECTOR CURRENT WITH 20 MA INTO THE L.E.D.

ELEMENT IDENTIFICATION #


VENDOR IDENTIFICATION # H11A5 , SOC149 Δ

Δ THIS DEVICE IS PROGRAMED FOR CPI, UNDER PART NO. 44670674.

| | | | | |
|-------------------------|------------|---|--------------------|----------|
| KEY TO LOGIC SYMBOLS | CODE IDENT | C | DWG NO 95387500 | REV G |
| | | | SHEET 147 | |




SYMBOL/APPLICATION/PINS



PIN 4 IS A BLANKING INPUT AND A RIPPLE BLANKING OUTPUT

PIN 5 IS A RIPPLE BLANKING INPUT

MECHANICAL CONFIGURATION (TOP VIEW)



GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE PROVIDES BCD INPUT TO 7 SEGMENTS DRIVER DECODING. THIS DEVICE FEATURES A BLANKING INPUT (OR RIPPLE BLANKING OUTPUT) PIN, A RIPPLE BLANKING INPUT PIN, AND A LAMP TEST FEATURE FOR ALL SEGMENTS. OPEN COLLECTOR OUTPUTS ARE PROVIDED WITH 40 MA DRIVE CAPABILITY AND A MAX OUTPUT VOLTAGE OF 15V.

TRUTH TABLE (PIN NO.)
POS LOGIC

| DECIMAL OR FUNCTION | INPUTS | | | | | | BI/RBO (4) | OUTPUTS | | | | | | | NOTES |
|---------------------|--------|----------|------|------|------|------|------------|---------|-------|-------|-------|------|-------|-------|-------|
| | T(3) | RBI (15) | 0(6) | 4(2) | 2(1) | 1(7) | | A(13) | B(12) | C(11) | D(10) | E(9) | F(15) | G(14) | |
| 0 | H | H | L | L | L | L | H | ON | ON | ON | ON | ON | ON | OFF | 1 |
| 1 | H | X | L | L | L | H | H | OFF | ON | ON | OFF | OFF | OFF | OFF | 1 |
| 2 | H | X | L | L | H | L | H | ON | ON | OFF | ON | ON | OFF | ON | |
| 3 | H | X | L | L | H | H | H | ON | ON | ON | ON | OFF | OFF | ON | |
| 4 | H | X | L | H | L | L | H | OFF | ON | ON | OFF | OFF | ON | ON | |
| 5 | H | X | L | H | L | H | H | ON | OFF | ON | ON | OFF | ON | ON | |
| 6 | H | X | L | H | H | L | H | OFF | OFF | ON | ON | ON | ON | ON | |
| 7 | H | X | L | H | H | H | H | ON | ON | ON | OFF | OFF | OFF | OFF | |
| 8 | H | X | H | L | L | L | H | ON | ON | ON | ON | ON | ON | ON | |
| 9 | H | X | H | L | L | H | H | ON | ON | ON | OFF | OFF | ON | ON | |
| 10 | H | X | H | L | H | L | H | OFF | OFF | OFF | ON | ON | OFF | ON | |
| 11 | H | X | H | L | H | H | H | OFF | OFF | ON | ON | OFF | OFF | ON | |
| 12 | H | X | H | H | L | L | H | OFF | ON | OFF | OFF | OFF | ON | ON | |
| 13 | H | X | H | H | L | H | H | ON | OFF | OFF | ON | ON | OFF | ON | |
| 14 | H | X | H | H | H | L | H | OFF | OFF | OFF | ON | ON | ON | ON | |
| 15 | H | X | H | H | H | H | H | OFF | OFF | OFF | OFF | OFF | OFF | OFF | |
| BI | X | X | X | X | X | X | L | OFF | OFF | OFF | OFF | OFF | OFF | OFF | 2 |
| RBI | H | L | L | L | L | L | L | OFF | OFF | OFF | OFF | OFF | OFF | OFF | 3 |
| LT | L | X | X | X | X | X | H | ON | ON | ON | ON | ON | ON | ON | 4 |


H= HI LOGIC LEVEL L= LOW LOGIC LEVEL X= IRRELEVANT

- NOTES:
1. THE BLANKING INPUT (BI/RBO) MUST BE OPEN OR HELD AT A HIGH LOGIC LEVEL WHEN OUTPUT FUNCTIONS 0 TO 15 ARE DESIRED. THE RIPPLE BLANKING INPUT (RBI) MUST BE OPEN OR HIGH IF BLANKING OF A DECIMAL ZERO IS NOT DESIRED.
 2. LOW LEVEL APPLIED TO (BI/RBO), ALL SEGMENTS ARE OFF AND ALL OTHER INPUTS ARE (DON'T CARES).
 3. WITH RBI AND INPUTS 0, 4, 2, AND 1 ARE LOW AND LAMPTEST IS HIGH, ALL SEGMENTS ARE OFF, AND THE BI/RBO GOES LOW AS A RESPONSE.
 4. WITH BI/RBO IS OPEN OR HIGH AND A LOW IS APPLIED TO LAMPTEST, ALL SEGMENTS GO ON.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION #7447A

| | |
|----------------------|----------|
| REV | H |
| DWG NO | 95387500 |
| CODE IDENT | C |
| DATA BASE | |
| REV # | |
| SHEET | 1/48 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



GENERAL OPERATIONAL DESCRIPTION
 THIS DEVICE IS A RED NUMERIC LED DISPLAY.
 IT PROVIDES .3 INCH HIGH CHARACTERS WITH
 WIDE ANGLE VIEWING CAPABILITY. A LEFT HAND
 DECIMAL POINT IS PROVIDED.

TRUTH TABLE (PIN NO.)
 POS LOGIC


| INPUT | | | | | | | | DECIMAL DISPLAY OUTPUT FUNCTION |
|----------|-----------|-----------|----------|----------|----------|-----------|------------------|------------------------------------|
| A (1) | B (13) | C (10) | D (8) | E (7) | F (2) | G (11) | DEC PT (6) | |
| L | L | L | L | L | L | H | H | 0 |
| H | L | L | H | H | H | H | H | 1 |
| L | L | H | L | L | H | L | H | 2 |
| L | L | L | L | H | H | L | H | 3 |
| H | L | L | H | H | L | L | H | 4 |
| L | H | L | L | H | L | L | H | 5 |
| H | H | L | L | L | L | L | H | 6 |
| L | L | L | H | H | H | H | H | 7 |
| L | L | L | L | L | L | L | H | 8 |
| L | L | L | H | H | L | L | H | 9 |
| H | H | H | L | L | H | L | H | NON FUNCTIONAL |
| H | H | L | L | H | H | L | H | NON FUNCTIONAL |
| H | L | H | H | H | L | L | H | NON FUNCTIONAL |
| L | H | H | L | H | L | L | H | NON FUNCTIONAL |
| H | H | H | L | L | L | L | H | NON FUNCTIONAL |
| H | H | H | H | H | H | H | H | BLANK |
| X | X | X | X | X | X | X | L | DECIMAL PT. |

H= OPEN OR DRIVE CIRCUIT OFF
 L= LOW OR DRIVE CIRCUIT ON
 X= IRRELEVANT


ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION #DL707

| | |
|-------------------------|----------|
| REV | G |
| DWG NO | 95387500 |
| CODE IDENT | C |
| DATA BASE | REV 6 |
| SHEET | 1 of 8 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




| | |
|----------------------|----------|
| REV | G |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 150 |
| KEY TO LOGIC SYMBOLS | |
| | |

TRUTH TABLE

N/A


GENERAL OPERATIONAL DESCRIPTION
THIS DEVICE IS AN IN-LINE RESISTOR NETWORK.

CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # 44672788
NETWORK IDENTIFICATION # RN11

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)




TRUTH TABLE

N/A

GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE IS AN IN-LINE RESISTOR NETWORK.


CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 44872787
 NETWORK IDENTIFICATION # RN12

| | | |
|--|----------------------|----------|
| | KEY TO LOGIC SYMBOLS | |
| | CORE IDENT | DWG NO |
| | C | 95387500 |
| | SHEET 181 | REV G |

SYMBOLS/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



| | |
|----------------------|----------|
| REV | G |
| DWG NO | 95387500 |
| CODE IDENT | C |
| SHEET | 152 |
| KEY TO LOGIC SYMBOLS | |
| | |


TRUTH TABLE

N/A

GENERAL OPERATIONAL DESCRIPTION


THIS DEVICE IS A DUAL-IN-LINE RESISTOR NETWORK.

CIRCUIT DIAGRAM




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 44672529
 NETWORK IDENTIFICATION # RN13

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

TIMING DIAGRAM


GENERAL OPERATIONAL DESCRIPTION

THE 4741 SERIES IS A TRUE QUAD 741. IT CONSISTS OF FOUR INDEPENDENT, HIGH GAIN, INTERNALLY COMPENSATED, LOW POWER OPERATIONAL AMPLIFIERS WHICH HAVE BEEN DESIGNED TO PROVIDE FUNCTIONAL CHARACTERISTICS IDENTICAL TO THOSE OF THE FAMILIAR 741 OPERATIONAL AMPLIFIER. IN ADDITION THE TOTAL SUPPLY CURRENT FOR ALL FOUR AMPLIFIERS IS COMPARABLE TO THE SUPPLY CURRENT OF A SINGLE 741 TYPE OP AMP. OTHER FEATURES INCLUDE INPUT OFFSET CURRENTS AND INPUT BIAS CURRENT WHICH ARE MUCH LESS THAN THOSE OF A STANDARD 741. ALSO, EXCELLENT ISOLATION BETWEEN AMPLIFIERS HAS BEEN ACHIEVED BY INDEPENDENTLY BIASING EACH AMPLIFIER AND USING LAYOUT TECHNIQUES WHICH MINIMIZE THERMAL COUPLING.

ELEMENT IDENTIFICATION #
 VERDDR IDENTIFICATION # LM348/4741


| | | | |
|-------------------------|------------|--------------------|----------|
| KEY TO LOGIC SYMBOLS | COMP. PART | DWG NO 95387500 | REV G |
| | C | SHEET 153 | |

SYMBOL/APPLICATION/PINS




* VDD = +25V DURING PROGRAMMING
= +5V DURING OPERATION

TIMING DIAGRAMS



MECHANICAL CONFIGURATION (TOP VIEW)



GENERAL OPERATIONAL DESCRIPTION

THE 8748 IS AN 8-BIT PARALLEL COMPUTER. IT CONTAINS A 1KX8 EPROM, 64X8 RAM, 27 I/O LINES, AND AN 8-BIT TIMER/COUNTER. THREE OF THE PROGRAM RESIDENT MEMORIES ARE OF SPECIAL IMPORTANCE. LOCATIONS 0+3 AND 7. THE RESIDENT RAM MEMORY HAS TWO 8 WORKING REGISTER BANKS AND 8 LEVEL STACK. THE 27 I/O LINES ARE GROUPED AS 3 TEST PINS AND 3 PORTS.

PORT 1 - 8-BIT QUASI-BIDIRECTIONAL PORT. OUTPUTS ARE LATCHED BUT INPUTS ARE NOT LATCHED.

PORT 2 - 8-BIT QUASI-BIDIRECTIONAL PORT. OUTPUTS ARE LATCHED BUT INPUTS ARE NOT LATCHED. THE LOW ORDER 4-BITS CONTAIN THE 4 HIGH ORDER PROGRAM COUNTER BITS FOR EXTERNAL PROGRAM MEMORY FETCH AND SERVE AS 4-BIT I/O EXPANDER BUS FOR 8243.


BUS - 8-BIT BIDIRECTIONAL PORT. CONTAINS THE 8 LOW ORDER PROGRAM COUNTER BITS AND DATA FOR EXTERNAL PROGRAM MEMORY. ALSO CONTAINS THE ADDRESS AND DATA FOR EXTERNAL RAM MEMORY.

ELEMENT IDENTIFICATION #


VENDOR IDENTIFICATION # 8748

| | |
|----------------------|----------|
| REV | I |
| DWG NO | 95387500 |
| CODE IDENT | C |
| KEY TO LOGIC SYMBOLS | |
| SHEET 154 | |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)



REV I
 DWG NO 95387500
 CODE IDENT C
 SHEET 156
 KEY TO LOGIC SYMBOLS

TIMING DIAGRAM
 BASIC SYSTEM TIMING



GENERAL OPERATIONAL DESCRIPTION

THE 8085 IS A COMPLETE 8-BIT PARALLEL CENTRAL PROCESSING UNIT. IT IMPROVES THE 8080'S PERFORMANCE BY HIGHER SYSTEM SPEED AND IT INCORPORATES ALL OF THE FEATURES THAT THE 8224 AND 8228 PROVIDE FOR 8080. THE 8085 USES A MULTIPLEXED DATA BUS, PLUS THE 8080 INTR INPUT. IT HAS THREE MASKABLE RESTART INTERRUPTS AND ONE NON MASKABLE INTERRUPT. IT ALSO PROVIDES SERIAL INPUT DATA AND SERIAL OUTPUT DATA LINES FOR SIMPLE SERIAL INTERFACE.


ELEMENT IDENTIFICATION #

VENDOR IDENTIFICATION # 8085

SYMBOL/APPLICATION/PINS


| | | | | | |
|------|-----------------|-----|--|-----------------|------|
| 4 | RESET | | | | |
| 8 | CHIP ENBL | | | | |
| 11 | ADRS LATCH ENBL | | | | |
| 7 | IO/PER SEL | | | | |
| 9 | READ | | | | |
| 10 | WRITE | | | | |
| 3 | TIMER IN | | | TIMER OUT | 5 |
| (19) | DATA 7/ ADRS | 128 | | DATA 7 | (19) |
| (18) | 6/ | 64 | | 6 | (18) |
| (17) | 5/ | 32 | | 5 | (17) |
| (16) | 4/ | 16 | | 4 | (16) |
| (15) | 3/ | 8 | | 3 | (15) |
| (14) | 2/ | 4 | | 2 | (14) |
| (13) | 1/ | 2 | | 1 | (13) |
| (12) | 0/ | 1 | | 0 | (12) |
| (28) | PORT A INP RGTR | | | PORT A OUT RGTR | (28) |
| (27) | 7 | | | 7 | (27) |
| (26) | 6 | | | 6 | (26) |
| (25) | 5 | | | 5 | (25) |
| (24) | 4 | | | 4 | (24) |
| (23) | 3 | | | 3 | (23) |
| (22) | 2 | | | 2 | (22) |
| (21) | 1 | | | 1 | (21) |
| (20) | 0 | | | 0 | (20) |
| (5) | PORT C INP RGTR | | | PORT C OUT RGTR | (5) |
| (4) | 5/D STB | | | B BUF FULL/ 4 | (4) |
| (3) | 3 | | | B INTR/ 3 | (3) |
| (38) | 2/A STB | | | A BUF FULL/ 1 | (38) |
| (37) | 1 | | | A INTR/ 0 | (37) |
| (36) | 0 | | | PORT B OUT RGTR | (36) |
| (35) | 7 | | | 7 | (35) |
| (34) | 6 | | | 6 | (34) |
| (33) | 5 | | | 5 | (33) |
| (32) | 4 | | | 4 | (32) |
| (31) | 3 | | | 3 | (31) |
| (30) | 2 | | | 2 | (30) |
| (29) | 1 | | | 1 | (29) |
| (28) | 0 | | | 0 | (28) |

MECHANICAL CONFIGURATION (TOP VIEW)



REV H
 95387500
 C
 KEY TO LOGIC SYMBOLS

TIMING DIAGRAM




GENERAL OPERATIONAL DESCRIPTION

IN6-8155 CONSISTS OF 256X8 STATIC RAM, I/O PORTS AND A TIMER. THE I/O PORTION CONSISTS OF TWO 8-BIT PORTS WHICH CAN BE PROGRAMMED FOR EITHER INPUT OR OUTPUT. THE THIRD IS A 6-BIT PORT WHICH CAN BE PROGRAMMED AS AN INPUT, AS AN OUTPUT, OR AS STATUS TO ALLOW THE OTHER TWO PORTS TO OPERATE IN HANDSHAKE MODE. THE 14-BIT PROGRAMMABLE COUNTER/TIMER CAN PROVIDE A SQUARE WAVE OR TERMINAL COUNT PULSE.


ELEMENT IDENTIFICATION #

VENDOR IDENTIFICATION # 8155

SYMBOLS/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE

| INPUTS | | | | OUTPUTS | | | |
|----------|----------|----------|--------|---------|----|----|----|
| SELECT B | SELECT A | STROBE G | DATA C | Y0 | Y1 | Y2 | Y3 |
| X | X | H | X | H | H | H | H |
| L | L | L | H | L | H | H | H |
| L | H | L | H | H | L | H | H |
| H | L | L | H | H | H | L | H |
| H | H | L | H | H | H | H | L |
| X | X | X | L | H | H | H | H |

X = IRRELEVANT

GENERAL OPERATIONAL DESCRIPTION


THIS DUAL 1-LINE TO 4-LINE DEMULTIPLEXER HAS INDIVIDUAL STROBES AND COMMON BINARY-ADDRESS INPUTS. WHEN BOTH SECTIONS ARE ENABLED THE STROBES, THE COMMON BINARY ADDRESS INPUTS SEQUENTIALLY SELECT AND ROUTE ASSOCIATED INPUT DATA TO THE APPROPRIATE OUTPUT OF EACH SECTION. THE INDIVIDUAL STROBES PERMIT ACTIVATING OR INHIBITING EACH OF THE 4-BIT SECTION AS DESIRED. DATA APPLIED TO INPUT 1C IS INVERTED AT ITS OUTPUTS AND DATA APPLIED AT 2C IS NOT INVERTED THROUGH ITS OUTPUTS. THE INVERTER FOLLOWING THE 1C DATA INPUT PERMITS USE AS A 3-TO-8 LINE DECODER OR 1-TO-8 LINE DEMULTIPLEXER WITHOUT EXTERNAL GATING. INPUT CLAMPING DIODES ARE PROVIDED ON ALL OF THESE CIRCUITS TO MINIMIZE TRANSMISSION-LINE EFFECTS AND SIMPLIFY SYSTEM DESIGN.

TIMING DIAGRAM.


ELEMENT IDENTIFICATION *
VENDOR IDENTIFICATION # 74LS155

REV H
DWG NO 95387500
C
KEY TO LOGIC SYMBOLS
SHEET 158


SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
POS LOGIC




GENERAL OPERATIONAL DESCRIPTION
THE 2114 IS A 4096 BIT STATIC RANDOM ACCESS MEMORY ORGANIZED AS 1024 WORDS BY 4 BITS. IT IS DIRECTLY TTL COMPATIBLE IN ALL RESPECTS: INPUTS, OUTPUTS, AND A SINGLE +5V SUPPLY. A SEPRATE CHIP SELECT (CS) LEAD ALLOWS THE SELECTIONS OF INDIVIDUAL CHIP WHEN OUTPUTS ARE OR TIED.


ELEMENT IDENTIFICATION #
VENDOR IDENTIFICATION # 2114

| | |
|----------------------|----------|
| REV | H |
| QWC NO | 95387500 |
| DATE | 158 |
| CORE UNIT | C |
| KEY TO LOGIC SYMBOLS | |


SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TIMING DIAGRAMS



GENERAL OPERATIONAL DESCRIPTION


THE 2716 IS A 16,384-BIT ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY, ORGANIZED AS 2048 WORDS BY 8-BITS. IT IS THE FIRST EPROM WITH A STATIC POWER DOWN MODE. THE RECOMMENDED ERASURE PROCEDURE IS EXPOSURE TO SHORTWAVE ULTRAVIOLET LIGHT.

ELEMENT IDENTIFICATION #


VENDOR IDENTIFICATION # 2716

| | |
|----------------------|----------|
| REV | H |
| DWG NO | 95387500 |
| CODE | C |
| KEY TO LOGIC SYMBOLS | |
| SHEET 1 OF 1 | |

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)



REV H
 DWG NO 95387500
 C
 SHEET 181
 KEY TO LOGIC SYMBOLS


GENERAL OPERATIONAL DESCRIPTION

THE 8355 IS A ROM AND I/O CHIP. THE ROM PORTION IS ORGANIZED AS 2048 WORDS X 8 BIT. THE I/O PORTION CONSISTS OF TWO GENERAL PURPOSE I/O PORTS. EACH I/O PORT HAS 8 PORT LINES, AND EACH I/O PORT LINE IS INDIVIDUALLY PROGRAMMABLE AS INPUT OR OUTPUT.




ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 8355

SYMBOL/APPLICATION/PINS




MECHANICAL CONFIGURATION (TOP VIEW)



* VDD AND CE/PROG PINS HAVE SPECIAL FUNCTIONS IN THE PROGRAMMING PROCEDURE. IN OPERATION VDD IS GROUNDED.

TIMING DIAGRAM FROM READ AND I/O WRITE TIMING




GENERAL OPERATIONAL DESCRIPTION

THE 8755 IS AN EPROM AND I/O CHIP. THE EPROM PORTION IS ORGANIZED AS 2048 WORDS X 8 BITS. THE I/O PORTION CONSISTS OF TWO GENERAL PURPOSE I/O PORTS. EACH I/O PORT HAS 8 PORT LINES, AND EACH I/O PORT LINE IS INDIVIDUALLY PROGRAMMABLE AS INPUT OR OUTPUT.


ELEMENT IDENTIFICATION #

VENDOR IDENTIFICATION # 8755


SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION
(TOP VIEW)



TIMING DIAGRAM



GENERAL OPERATIONAL DESCRIPTION


THE 2316E IS A 16,384-BIT STATIC N-CHANNEL MOS READ ONLY MEMORY ORGANIZED AS 2048 WORDS BY 8 BITS. THE CIRCUIT FEATURES THREE PROGRAMMABLE CHIP SELECTS WHICH MAY BE DEFINED BY THE USER AND ARE FIXED DURING THE MASKING PROCESS.

ELEMENT IDENTIFICATION #


VENDOR IDENTIFICATION # 2316E

| | |
|----------------------|----------|
| REV | H |
| QWC NO | 95387500 |
| CODE IDENT | C |
| SHEET | 1 of 3 |
| KEY TO LOGIC SYMBOLS | |
| | |

SYMBOL/APPLICATION/PINS



MECHANICAL CONFIGURATION (TOP VIEW)



TRUTH TABLE
FOR LOGIC

| INPUT | | | | OUTPUT | | | | | | | | | | | | | | | |
|-------|---|---|---|--------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|
| D | C | B | A | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

GENERAL OPERATIONAL DESCRIPTION



THIS MONOLITHIC DECIMAL DECODER CONSISTS OF EIGHT INVERTERS AND TEN FOUR-INPUT NAND GATES. THE INVERTERS ARE CONNECTED IN PAIRS TO MAKE BCD INPUT DATA AVAILABLE FOR DECODING BY THE NAND GATES. FULL DECODING OF VALID INPUT LOGIC ENSURES THAT ALL OUTPUTS REMAIN OFF FOR ALL INVALID INPUT CONDITIONS.

ELEMENT IDENTIFICATION
VENDOR IDENTIFICATION 74145

KEY TO LOGIC SYMBOLS

| | | | | | |
|------------|---|--------|----------|-----|---|
| CODE IDENT | C | DWG NO | 95387500 | REV | H |
| | | SHEET | 184 | | |


SYMBOL/APPLICATION/PINS



ELEMENT IDENTIFICATION #
 VENDOR IDENTIFICATION # 749471

| | | | | | |
|---|----------------------|--|------------|--------------------|-----------------|
|  | KEY TO LOGIC SYMBOLS | | CODE IDENT | DWG NO C | REV H |
| | | | | SHEET 155 | |


SYMBOL AND LEVELS



VCC = PIN 16 +5V
VSS = PIN 8 GND


| | NOM | MIN | MAX | UNIT |
|------------------|------|------|---------|------|
| HI INPUT VOLTAGE | +3.3 | --- | VCC+0.5 | V |
| LO INPUT VOLTAGE | +0.2 | --- | VSS-0.5 | V |
| HI INPUT VOLTAGE | +3.3 | +2.4 | --- | V |
| LO INPUT VOLTAGE | +0.2 | --- | +0.4 | V |
| VCC | +5.0 | -0.5 | +6.0 | V |

WAVEFORMS




WHEN A CAPACITOR IS NOT CONNECTED ACROSS PINS 7 & 8, PIN 8 IS A BUFFERED OUTPUT OF THE SIGNAL APPLIED TO PIN 7. WAVEFORMS SHOWN FOR ONE CONTACT BOUNCE ELIMINATOR ONLY. THE OUTPUT WILL BE THE SAME AS THE CLEAN INPUT SIGNAL AT 1 CLOCK PERIOD.

LOGIC DIAGRAM



LOGIC DIAGRAM SHOWN FOR 1 SECTION ONLY. ALL SECTION USE THE SAME CLOCK.

MECHANICAL CONFIGURATION (TOP VIEW)



OPERATIONAL DESCRIPTION


THE TYPE 4480 IS A HEX CONTACT BOUNCE ELIMINATOR USED TO ELIMINATE EXTRANEOUS SIGNALS (BOUNCE) ON BOTH THE LEADING AND TRAILING EDGES OF A SIGNAL. RESULTING FROM SWITCH OPERATION. EACH ELIMINATOR CONSISTS OF A 3 1/2 BIT SHIFT REGISTER (SR) AND LOGIC TO COMPARE THE INPUT WITH THE CONTENTS OF THE SR. AN EXTERNAL CLOCK MAY BE CONNECTED TO PIN 7 OR A SMALL CAPACITOR MAY BE CONNECTED ACROSS PIN 7 AND PIN 8 TO START THE INTERNAL CLOCK. THE LOW GOING EDGE OF THE CLOCK SHIFTS THE INPUT LEVEL INTO EACH SR LOCATION. A CLEAN DIGITAL SIGNAL GENERATED 3 1/2 TO 4 1/2 CLOCK PERIODS AFTER THE INPUT HAS STABILIZED. EACH OUTPUT IS CAPABLE OF DRIVING 2 TTL LOADS AND AN INTERNAL PULL UP RESISTOR (APPROX. 25K) IS USED ON EACH DATA INPUT.

ASSUME ALL BITS OF THE SR (3 1/2 BITS) ARE LO. THE OUTPUT IS HI AND THE INPUT IS HI (CONTACT OPEN). WHEN THE INPUT GOES LO (CONTACT CLOSED), A HI IS ENTERED INTO THE SR (1 BIT) ON THE LO GOING CLOCK. FOLLOWING THIS AN OPEN CONTACT WITHIN 3 1/2 CLOCK PERIODS, CAUSES THE LOGIC TO DIRECTLY RESET THE SR LO (3 BITS) AND THE TIMING SEQUENCE STARTS ALL OVER AGAIN WHEN THE CONTACT RE-CLOSES. EVENTUALLY THE LO INPUT STABILIZES AND A HI IS SHIFTED THROUGH THE SR (3 1/2 BITS). IN CONJUNCTION WITH THE CLOCK INPUT TRANSITION, NOTE THAT DATA ENTERS THE LAST STAGE OF THE SR ON THE POSITIVE GOING EDGE OF THE CLOCK, ACCOUNTING FOR THE 1/2 BIT. THIS RESULTS IN A LO OUTPUT 3 1/2 - 4 1/2 CLOCK PERIODS AFTER THE CONTACT HAS CLOSED (STABLE LO INPUT). MIDSIGNAL NOISE, OF ANY LENGTH (ASSUMING NO STABLE PERIOD LONGER THAN 3 1/2 CLOCK PERIODS) HAS NO EFFECT ON THE OUTPUT.


ASSUME THAT WITH THE CONTACT CLOSED AND THE OUTPUT LO, THAT THE CONTACT NOW OPENS. THIS FURNISHES A HI INPUT AND A LO ENTERS THE SR (1 BIT). FOLLOWING THIS THE CONTACT BOUNCES CLOSED PROVIDING A LO INPUT AND CAUSING THE LOGIC TO DIRECTLY SET THE SR HI (3 BITS). AS BEFORE THE TIMING SEQUENCE STARTS OVER WHEN THE CONTACT RE-OPENS. WHEN THE INPUT STABILIZES TO A HI LEVEL, A LO IS SHIFTED THROUGH THE SR (3 1/2) BITS AND THE OUTPUT GOES HI 3 1/2 TO 4 1/2 CLOCK PERIODS AFTER THE CONTACT HAS OPENED. THE INTERNAL OSCILLATOR FREQUENCY MAY BE CALCULATED FROM THE FORMULA $F = 0.375 \frac{VCC}{TEXT}$, WHERE TEXT IS IN PF AND F IS IN MHZ. A DELAY OF APPROXIMATELY 400 NSEC OCCURS BETWEEN THE HI GOING CLOCK INPUT AND THE OUTPUT. THERE IS A 250 NSEC DELAY BETWEEN PIN 8 WITH RESPECT TO PIN 7 OF THE INTERNAL CLOCK.

VENDOR IDENTIFICATION # MCI4480
ELEMENT IDENTIFICATION # 4480

LOGIC SYMBOL




MECHANICAL PACKAGE
(TOP VIEW)



SCHEMATIC

(ONE OF SIX)



GENERAL DESCRIPTION

THIS DEVICE IS INTENDED FOR USE AS AN INTERFACE CIRCUIT IN CONJUNCTION WITH MOS INTEGRATED CIRCUIT AND COMMON-CATHODE LED'S IN SERIALY ADDRESSED MULTI-DIGIT DISPLAYS.

EACH INVERTER SECTION IS CAPEABLE OF SINKING A MAXIMUM OF 250 MA CURRENT WITH A LOW CURRENT DRIVE INPUT INTERFACING WITH MOS DEVICES

THE MAXIMUM AVERAGE CURRENT SINKING CAPABILITY FOR THE ENTIRE PACKAGE IS 600 MA.
THE MAXIMUM OPERATING VOLTAGE VSS IS 10VDC.

TRUTH TABLE

POS LOGIC

$Y = \bar{A}$


| A | Y |
|---|---|
| 1 | 0 |
| 0 | 1 |

ELEMENT IDENTIFICATION # 5482


VENDOR IDENTIFICATION # 0575482

REV H
 QWC NO 95387500
 CODE 1087 C
 SHEET 187
 KEY TO LOGIC SYMBOLS

LOGIC SYMBOL



MECHANICAL OUTLINE
(TOP VIEW)



GENERAL DESCRIPTION

THIS CMOS KEY ENCODER PROVIDES ALL NECESSARY LOGIC TO FULLY DECODE AN ARRAY OF SIXTEEN SPST SWITCHES. THE KEYBOARD SCAN CAN BE IMPLEMENTED BY USING AN EXTERNAL CLOCK OR AN EXTERNAL CAPACITOR WHICH CAUSES THE INTERNAL LOGIC TO OSCILLATE AT A SPECIFIC SELECTED FREQUENCY. THE OUTPUT ENCODED SWITCH CLOSURE DATA IS STROBED INTO TRI-STATE LATCHES AFTER A FIXED DEBOUNCE DELAY SELECTED BY AN EXTERNAL CAPACITOR. THIS DELAYED STROBE ALSO FUNCTIONS AS A DATA AVAILABLE LOGIC SIGNAL INDICATING THAT THE DATA STORED IN THE LATCHES IS VALID. THE OUTPUT ENABLE NOT LINE ACTIVATES THE TRI-STATE OUTPUTS. TO A TTL COMPATIBLE LOGIC "0" OR "1" STATE, THE OUTPUTS ARE NORMALLY IN AN INACTIVE HIGH IMPEDANCE STATE.

FOLLOWING THE BLOCK DIAGRAM, OPERATION IS AS FOLLOWS: THE INTERNAL 2 BIT COUNTER DRIVEN BY THE INTERNAL OSCILLATOR OR EXTERNAL CLOCK SEQUENTIALLY SCANS THE X SWITCH LINES WITH AN ACTIVE LOW SIGNAL. IF A SWITCH IS CLOSED, THIS LOW SIGNAL IS APPLIED TO ONE OF THE Y SWITCH LINES THRU THE CLOSED SWITCH. THE INTERNAL LOGIC SENSES THAT A Y LINE HAS ACTIVATED, ENCODES THE INFORMATION AND APPLIES THE DATA TO THE LATCHES. AT THE SAME TIME, A DELAY TIMER IS ACTIVATED. AT THE END OF THIS DELAY PERIOD SELECTED BY AN EXTERNAL CAPACITOR C (KBH), THE ENCODED SWITCH CLOSURE DATA IS LATCHED AND THE DATA AVAILABLE LINE GOES "HIGH" INDICATING STABLE VALID DATA FOR THE DURATION OF SWITCH CLOSURE. THE OUTPUT ENABLE NOT LINE CAN THEN BE ACTIVATED TO READ THE OUTPUT DATA LINES.

A TWO KEY ROLL-OVER FUNCTION IS PROVIDED. THE FIRST SWITCH DEPRESSED


OF TWO SIMULTANEOUS CLOSURES WILL BE VALIDATED. THE SECOND SWITCH WILL BE IGNORED UNTIL THE FIRST SWITCH IS RELEASED.

TRUTH TABLE

| SWITCH CONTACT | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|----------------|-------|-------|-------|-------|-------|-------|-------|-------|
| | Y1,X1 | Y1,X2 | Y1,X3 | Y1,X4 | Y2,X1 | Y2,X2 | Y2,X3 | Y2,X4 |
| D | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| A | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| B | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| C | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| D | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| SWITCH CONTACT | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|----------------|-------|-------|-------|-------|-------|-------|-------|-------|
| | Y3,X1 | Y3,X2 | Y3,X3 | Y3,X4 | Y4,X1 | Y4,X2 | Y4,X3 | Y4,X4 |
| D | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| A | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| B | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| C | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| D | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

BLOCK DIAGRAM



APPROXIMATE OSCILLATOR SCAN FREQUENCY AND DEBOUNCE TIME-OUT


$f_{OSC} = \frac{60 \text{ MZ}}{C} \text{ MFD}$

$KBH = \frac{10 \text{ MILISEC}}{C} \text{ MFD}$

$0.06 \text{ MFD} \leq C \leq 5 \text{ MFD}$

$0.1 \text{ MFD} \leq C \leq 100 \text{ MFD}$

ELEMENT I.D. # 74C922
VENDOR I.D. # MM74C922




* DELAY DETERMINED BY C KBH




KEY TO LOGIC SYMBOLS

LOGIC SYMBOL



* THE ASTERISK INDICATES THE ITEM IS AN INCOMPLETE PORTRAYAL OF COMPLEX LOGIC

MECHANICAL PACKAGE (TOP VIEW)



GENERAL OPERATIONAL DESCRIPTION

THIS DEVICE, A DISPLAY CONTROLLER, SERVES AS AN INTERFACE DEVICE BETWEEN A DATA BUS AND A GROUP OF UP TO SIX OR SEVEN SEGMENT DIGITAL DISPLAYS. THE UNIT CONSIST OF STORAGE ELEMENTS TO STORE THE BINARY INFORMATION AND A DIGIT ADDRESS FOR EACH DATA BYTE TO BE DISPLAYED. A ROM ELEMENT DECODES THE STORED BINARY DATA INTO A SEVEN SEGMENT CODE TO OPERATE THE SEGMENT ELEMENTS OF THE DISPLAY.

AN INTERNAL OSCILLATOR SEQUENTIALLY SELECT A DIGIT AND THE SEGMENT INFORMATION FOR EACH DIGIT TO BE DISPLAYED. THUS A SIX DIGIT DISPLAY IS OPERATED IN A TIME MULTIPLEX MODE.


THE INPUT DATA MAY BE WRITTEN IN ANY DIGIT SEQUENCE INDEPENDENT OF THE DIGIT BEING DISPLAYED. THE INPUT DATA AND DIGIT ADDRESS MUST BE STABLE BEFORE THE WRITE ENABLE LINE (WE) IS ACTIVATED.

THE SEGMENT OUTPUT LINE CAN SOURCE 40MA OF CURRENT EACH. THE DIGIT SELECT LINES REQUIRE AN OUTPUT DRIVER TO SINK ALL THE SEVEN SEGMENT CURRENTS OF EACH DIGIT SINCE THE DEVICE CAN SOURCE ONLY 1MA OF CURRENT.

THE -SDE CONTROL ENABLES THE SEGMENT OUTPUTS WHEN LOW THE -OSE CONTROL ENABLES THE OSSILLATOR TO RUN WHEN LOW WHEN HIGH, A 1 APPLIED TO A DIGIT OUTPUT WILL SELECT THAT DIGIT'S SEGMENTS.

VENDOR IDENTIFICATION # HM74C812
ELEMENT IDENTIFICATION # DC812

BLOCK DIAGRAM



DRAWING NO. 95387500 H
 CODE IDENT. C
 SHEET 1 OF 1
 KEY TO LOGIC SYMBOLS